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The digital image processing requirements of today's
industry are increasing at an astounding rate. With the
faster satellite data transmission rates and more frequent
data collection periods, both spatial storage and
processing speed problems are becoming more prevalent.
Digital image processing algorithms must be precise and
efficient to meet these needs. This research project
studies the implementation of an image smoothing algorithm
as a combination of custom tailored hardware and firmware,
i.e., using bit slice design.
Bit slice microprocessor design involves the
configuration of very fast bit slice devices and the
microprogramming necessary to command the hardware to
perform a specific task. The result is a high-speed
processor, but the price paid is the long and complex
design time. Fixed instruction set microprocessor based
design is more common but does not permit the same
flexibilty in hardware configuration or software coding.
Hence, the design time is much shorter and less difficult.
The image smoothing algorithm was implemented using
both bit slice and microprocessor based design. The bit
slice design was performed on Advanced nicro Device's
AmE9203 Bit Slice Evaluation Board. The board is a 16 bit
bit slice microprocessor that allows the user to create
and evaluate bit slice microcode. The microprocessor
based design was done on a Z-80 based microcomputer
.
The bit slice design yielded a much faster system than
that of the Z-80 design. The design time For the bit
slice system was also much longer and much more complex
than that for the Z-BO design. When making a decision as
to which type of design to pursue, the dominating factor
is usually the cost of the design, namely, the time and
difficulty involved. In the case of digital image
processing, however, the algorithms are used many times
over and on huge data sets. Therefore, the extra time
spent and the complexity involved in bit slice
microprocessor design would be rewarded in the farm of
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Although the application of digital image processing
techniques can be Found as far back as the 1920 's, it
wasn't until the 1360 's and the advent of the third-
generation digital computer that this Field received large
scale interest. The digital computer oFFered bath the
speed and the storage Facilities necessary to implement
digital image processing algorithms on digital image data
eFFectively . As the hardware technologies became more
sophisticated, so did the many varied applications.
Today, digital image processing techniques are being
utilized in a wide range oF professional arenas such as
medical imaging, astronomy, astrophysics, cartography, as
well as a myriad oF military applications. The impact oF
this technology on industry has been received with strong
enthusiasm, and new and more complex applications are
being contrived every day . But some key concerns exist
that need be overcome before such applications can become
more than a vision, namely, the need For greater
computational speed and mass storage Facilities.
In the Field oF cartography, the Defense Happing
Agency has applied digital techniques with great success.
The Defense Mapping Agency is responsible for all
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mapping, charting and geodesy resources and development
For the Department of Defense components as well as many
other governmental agencies. In fiscal 1985, the Defense
flapping Agency was scheduled to print more than 54 million
copies of thousands of maps and charts, digitize 4.4
million square nautical miles of the Earth's surface,
develop 11,000 strategic paints and register more than
38,000 gravity measurements. Such an undertaking resulted
in approximately 7 trillion pieces of data CRef. 11.
Table I further depicts the enormous scale of the mass
storage problem at hand.
TABLE I







Eooks, Periodicals 150,000 40,000
Geodetic Data
Control Points 16,000,000 82,500
Control Photos 400,000 12,000
Index Cards 80,000 1,500
Bathymetnc Data 21,000 400
Geographic Names
On Index Cards 4,500,000 150,000
On magnetic Tape 500,000
Imagery-Cans 100,000 1,700
Digital Data
DTED Cells 71,000 1,500
DFAD Cells 8,800 1,600
U0D Cells 200 85
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These resources, in digitized form, are used in a
number of systems such as the cruise missile guidance
system, the Navy's navigational systems, and aircraft
simulation systems. New uses for such digitized data are
being developed, but no easy answers are readily available
to the digital data collection, storage and
processing problems.
To this end, the Defense Mapping Agency has launched
an extensive development program to create a truly
automated mapping and charting system. " The purpose of
such a system is to streamline the production process
which is presently a labor intensive procedure. The
system must incorporate both large scale data base
management as well as improved methods and equipment used
in the automated feature analysis. Thus, the major thrust
of the project is to address the computational speed and
the mass storage problems previously mentioned.
To date, the Defense Mapping Agency has been able to
maintain their production schedule, but only due to the
limited automation already in place. Future need for both
conventional and digitized products is predicted to be
increasingly heavy. To meet that need, production time
must be reduced to near real time, i.e., analysis must be
done at the time that the data is recorded. This will
require high speed applications of very efficient digital
image processing algorithms.
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Presently, far example, approximately 100 million
operations are required in order to run an edge detection
algorithm on a 1000 X 1000 pixel image. The generation of
a symbolic description of this image may require as many
as 100 billion such operations. CRef . 33 Clearly, when
the amount of data on hand to be processed is considered,
the processing time becomes of paramount importance. The
enhancement of computational speed will be the issue that
this thesis will address.
B. APRQACHES
Many hardware and software endeavors have been
undertaken toward the enhancement of the computational
speed dilemma associated with the processing of the large
volumes of data in a digital image. Such processing,
which includes image enhancement, restoration and
recognition, incorporates many sets of computationally
complex algorithms that consume long CPU times when
executed on these large data arrays. Software
applications have included very efficient machine language
programming as well as advanced database management
techniques. Hardware ventures have resulted in non-Uon
Neumann-type architectures.
Such architectural approaches toward the reduction in
the time necessary to process a digital image have led to
the development of special-purpose computers. Two
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examples of these special-purpose computers are the array
processors and the image processors. Array processors,
when selected for use in digital image processing, are
Fast general-purpose coprocessors that are coupled to a
host computer and perform the computationally intensive
routines associated with image processing. They enhance
the performance of the host in numerical computing tasks
and achieve this high performance through parallelism
and/or pipelining. Image processors, on the other hand,
are more narrowly defined and are for the purpose of
executing image processing routines only. CRef. 4D An
example of such an image processor is the "raster-engine"
which is optimized to operate on raster-based graphics
data sets
.
A third architectural alternative would be the use of
a supercomputer. Certainly, the execution of such digital
image processing algorithms on a supercomputer would
drastically reduce the required processing time. For
instance, Floating Point Systems, Inc. has engineered a
massively parallel supercomputer which boasts 26E billion
floating-point operations per second Cflops) which is a
hundredfold increase over the Cray 2 recently marketed by
Cray Research, Inc. CRef. 5D It is the cost of such a
system which negates this alternative in most digital
15
image processing applications. The Cray S retails for
3317.6 million. Generally, most budgets in research would
balk at this price tag.
As UHSIC technology approaches the fundamental limits
on how small integrated circuit features can be, the
research effort shifts to the study of architectural
enhancements. Parallel and concurrent approaches are
underway and many results from this research are already
being utilized in the fields of image and signal
processing
.
This thesis will address the issues of implementing a
specific fixed algorithm in the form of a combination of
hardware and firmware for the purpose of high-speed
processing. That is, the image will enter the input to
this "black-box" and the processed image will exit,
hopefully, in a period shorter than that achieved by a
software algorithm alone. This study will utilize bit-
slice hardware as the internals of this "black-box".
C. BIT-SLICE DESIGN CHARACTERISTICS
In the design of a system for the purpose of
performing digital operations, the designer has three
basic building blocks from which to select. They are CI)
SSI/MSI logic; C2?> 8 bit, IB bit or 32 bit fixed
IB
instruction set microprocessors; or C33 microprogrammable
bit-slice devices. Many advantages and disadvantages
exist For each choice.
Should the designer choose to use SSI/MSI hardwired
logic, he will be able to design any architecture
imaginable having any ward length he chooses and a custom
tailored instruction set. The design may also have very
short machine cycles on the order of 100-200 ns . The
disadvantages of an SSI/HSI approach are that such a
design will consume much space, be very expensive, have a
long design time and be very difficult to debug. Should
the designer choose to use a fixed instruction set
microprocessor, the design time would be much shorter, the
cost much lower, would consume much less space and would
be much easier to debug. The price far these advantages
is having a fixed instruction set, limited clock cycles
and word lengths of only 4, B, IE or 32 bits.
Clearly, the advantages and disadvantages of an
SSI/MSI approach are opposite to those of traditional
microprocessor design. Thus, a compromise between the two
is in order and it is a bit-slice approach.
Bit-slice devices are generally used in applications
which require long words, special instruction sets and
high speed operations. One such application is image
processing. As previously detailed, high speed operations
are highly desirable in image processing. Special
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instruction sets would aid in the programming of image
processing algorithms thus increasing the operational
speed even more. Bit-slice devices permit
microprogramming which allows the firmware to be custom
tailored to the architecture thereby getting the most done
far each clock cycle, i.e., keeping each resource busy at
all times. Bit slice devices can be configured to any
word length in multiples of 4, and SSI/MSI can be used to
patch in any extra bit paths as needed. This gives the
"designer the ability to configure the architecture to any
word size which translates to any pixel gray-scale range.
Therefore, bit-slice devices appear to be a good candidate
for the internals of the "black-box".
This is by no means a new revelation. Bit-slice
devices are currently being used to perform time consuming
and repetitious operations in a number of applications.
For example, in the Ramtek RM-9400 Graphic Display System,
bit-slice devices are used to draw primitives such as
alphanumencs , vectors, images, etc. into the refresh
memory .
Bit-slice architectural design is very flexible as is
the firmware written to accommodate both the applications
as well as the hardware. This thesis project will use a
fixed bit-slice hardware and study how the firmware can be
developed to achieve high speed algorithm implementation.
IB
D. DESCRIPTION DF THE BIT-SLICE EUALUATION BOARD
The Fixed bit-slice architecture mentioned above will
be the AM29B03 Bit-Slice Evaluation Board. The board
utilizes Four AM2SB03 4-bit CPU slices thus giving it a 16
bit word length. The control word used in
microprogramming is 48 bits in length. It is this control
word that addresses each control line on the board and
thereby coordinates all oF the actions at each clock
cycle. The board is a Firmware evaluation tool and allows
the user to became Familiar with both the architectural
details as well as the micro and the macro programming
Facilities available. Although the architecture is Fixed,
a reasonable study may still be accomplished through the
evaluation oF the Firmware produced.
To this end, a straight Forward image processing
algorithm will be implemented on the board and the
Firmware written will demonstrate how this Flexibility can
be used to increase computational speed. To Further
emphasize the advantages, the same algorithm will be
implemented using microprocessor design. A discussion
will then Follow to address the two results. The
algorithm to be implemented will be a neighborhood
averaging image smoothing routine.
19
E. INTRODUCTION TO IMAGE SMOOTHING
The purpose of image smoothing is to minimize the
effects of noise in the transmission channel or from poor
digitization systems. Eoth spatial and frequency domain
techniques exist to accomplish this task. In the
frequency domain, this would tie accomplished through the
use of a law-pass filter. Spurious effects as well as the
edge information exist in the high frequency part of the
image. Thus, by low-pass filtering, these spurious
effects are minimized, but the edge information is also
altered. This causes blurring of the image. The spatial
domain technique far smoothing is called neighborhood
averaging. Neighborhood averaging averages those pixels
closest to the point Cx,y3 and assigns that point the
average as depicted in Figure 1. The following relation
defines the process where S is the set of the coordinates
of points in the neighborhood, but not including ( x , y ) ,
and M is the total number of paints in the set S.
gCx,y)-l/n J-j; FCm.n)
(n.m) E5
As a demonstration of this technique, the fallowing
experiment was performed. Using an EYECOM TU camera
digitizer, a black cross on a white background was
digitized and is displayed in Figure 2. The same image
was then contaminated by noise and redigitized. This
image is illustrated in Figure 3. The noisy image was
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then smoothed by the Fortran program listed under Appendix
A which was executed on a UAX 11/7B0 under the UMS
operating system. The smoothed image is illustrated in










The smoothed image displays much less noise than that
of Figure 3, but it is also blurred as was to be expected.
The image of Figure 4 was averaged a total of 7 times and
took over 70 CPU minutes to complete on a UAX 11/7B0.
Studying the program listed in Appendix A will show that
some of the execution time was spent converting bytes to
integers and then back to bytes in keeping with the CDMTAL
input format. The point is clear that such processing on
a 512 X 512 pixel image C2E2.144 Kbytes.*) will take a great
deal of CPU time.
It is this algorithm that will be implemented, on a
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The Contaminated Image After Smoothing
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II . FUNCTIONAL DESCRIPTION OF
THE BIT SLICE EVALUATION BOARD
A. ARCHITECTURE
The Am23203 Bit Slice Evaluation Board actually
consists of two subsystems: the evaluation board monitor
software and the primary microprogrammable system. The
monitor permits the user to interface to the evaluation
board through the use of a terminal. In this study,
emphasis is placed on the microprogrammable system's
architecture and how that architecture is controlled
through microprograms.
The Am2S203 Evaluation Board is a fixed configuration
IB-bit processor. This is accomplished through the use of
four Am23203 4-bit CPU slices. A 32-bit processor could
be constructed by using eight AmE3E03 slices demonstrating
the flexibility allowed in design using a bit slice
processor . The fixed architecture of the IB-bit processor
is illustrated in Figure 5. This same illustration can be
somewhat simplified and divided into three functional
areas as shown in Figure 6. These three functional areas
are the computer control unit CCCU}, the arithmetic logic
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three functional areas will nauj be briefly discussed
before the microprogramming of this processor is
addressed
.
1 . The Computer Control Unit
The CCU is composed of an Am2810 sequencer which
addresses 1024 words of 48-bits. These words exist in the
writeable control store CUCS} RAH shown in Figure 6.
These words comprise the microprogram, and the 4B bits
that control each element of the IB-bit processor. The
format and the utility of the 48 bit microinstruction will
be discussed after the' three functional areas are
understood
.
The pipeline register allows the microinstruction
fetch to occur in parallel with the data operation. The
pipeline register contains the microinstruction currently
being executed. Pi portion of this microword instructs the
Am2910 sequencer as to the address of the next
microinstruction to be executed so that it is waiting at
the input to the pipeline register for the next clock
cycle. This has the effect of doubling the effective
clock frequency
.
The instruction register and the mapping PRDfl
allow a macro-level instruction to be decoded and mapped
to it's microroutine held in the UJCS. Thus, an
instruction set could be designed and placed into UJCS.
28
The macro-level instructions which call these
microroutines could then be used to write a macro-level
program. This gives the user the ability to design his
own instruction set
.
This brief discussion of the CCL) has demonstrated
three characteristics of bit-slice design. Architectural
design is Flexible, architectural design allows for Faster
operation (pipelining) , and the instruction sets are very




. The Arithmetic Logic Unit
This functional area is composed of an Am23203 ALU
and an Am2S04 Status-and-Shif t Control Unit. Figure 5
displays 4 Am2303 ALU's, but the evaluation board does
employ the Am23203 ALU's. Both Figures 5 and 6 illustrate
the uses of three buses. The A-bus allows the ALU output
to address macro memory. The B-bus allows constants to be
directly passed from the pipeline to the ALU. The Y-bus
is the primary data bus for the IB-bit processor. Also,
in each of the four Am23203 slices exists sixteen 4-bit
registers. Since there are four Arn23203 slices, there are
actually sixteen IB-bit registers available to the user.








0-F Am2S203 Sixteen General Purpose Registers
C16 bits?
Am29203 Q Register C1B bits)
I Macrainstruction Register => IR CIS bits)
M Am2S04 Macro Status Register C4 bits -
C,Z,N,0UR)
U Am2S04 Micro Status Register C4 bits -
C,Z,N,OUR)
P Am2910 Microprogram Counter CIO Bits)
R Am2310 Register/Counter CIO bits)




The Macro Memoru and Input/Output
The macro memory RAM allows for the storage of
1024 IE-bit words which may be machine instructions,
operands or data. Thus, addresses 0000CH) - 03FFCH) on
the A-bus will select the RAM location for this purpose.
Placing addresses greater than 03FFCH) on the A-bus
selects either I/O within the monitor section of the board
or resources not available on the board. These will not
be discussed
.
This has been a brief architectural introduction
to the resources available on the Am2S203 IB-bit processor
board. With this in mind, the 48 bit microword used to
microprogram the board will be covered next.
30
B. MICROPROGRAMMING THE AM23203 EUALUATIDN BOARD
Figure 7 details each of the 48 bits which comprise a
microinstruction. From this diagram alone it is very
difficult to decipher exactly what this microuiord does .
Only after a great amount of reading and long hours of
experimentation can one hope to fully understand all of
it's capabilities. Thus, a better idea would be to
explain, by way of a feu examples, hew the 4S-bit
microinstruction would be written. In each of these
examples, the few lines of cade written will be documented
in the manner recommended by the "user manual" to gain
familiarity with the method.
1 . Example 1
This example will deal with the microprogramming
of the Am2310 sequencer alone . The exercise is to start
at address 0000(H) with a continue instruction followed by
an unconditional Jump to control store location 0020(H).
At address 0020(H) there is to be a continue instruction
fallowed by a loop which executes five times. Following
the loop, an unconditional subroutine call to 0200(H) will
occur. At 0200(H) execute a return and jump to 0000(H) to
start over again.
Figure 8 is the resulting microcode as it would
appear in WCS RAM and performs the described exercise.
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Figures along with the documentation in Appendix B
illustrates how the Am2S10 is microprogrammed and also the





This example will show the use of the Am23203
,
i. e., the ALU. The exercise is to add the values in
registers RO and Rl and to store the result back into
register Rl . Figure 10 is the documentation For this
single microinstruction. CareFul examination oF this code




FFFF E4F3 FFFE ;CDNTINUE














SUBR CALL TD 0200CH.1
JUMP TD 0000CH)
0200 FFFF E4F3 FFFA ; RETURN TD 0024CH)
Figure 8









CCEN - LOW »»o CC • MICH
PASS
CCEN • HIGH or CC • LOW REG/
CNTR ENABLEY STACX V STACX
JJ | jumpz = R0 X CLEAR a | CLEAR HOLD PL
1 C-S 1 COND JS8 PL X PC MOLD D PUSH HOLD PL
2 JMAP | JUMP Ui^ X HOLD HOLD HOLD MAP
3 CJP 1 CSNDJUUf'l x PC HOLD HOLD HOLD »L
« »ush : push :o-o .3 "v."" x •c PUSH PC push Noi« 1 PL
i JShP 1 COrO J53 R/PL X A push PUSH HOLO PL
i Cjv 1 COND JUMP VECTOR X PC hOlO HOLD HOLO VECT
7 jflP | CONO JUMP R/PL x R hOlO HOLD HOLD PL
• RfCT REPEAT LOOP CNTR •
• F HOLD HOlO OEC PL
0 fC POP 'C POP HOLO PL
' BPCT REPEAT PL. CNTR m
-0 HOLD HOLO DEC PL
-0 PC HOLD PC HOLD HOLD PL
A CATN 1 CONC RTN X PC HOLD p POP HOLO PL
3 :j?p i cono jump pl i »op X PC HOLD POP HOLD "-
C LOCT
i lD CNTR & CONTINUE X PC HOLD PC HOLD LOiO **L
3 loop
i
test eno loop X f HOLD »c POP HOLD »L
E CONT | CONTINUE X PC HOLD PC HOLD HOLO Ft.
F TW6 ThBEE-WAY branch
• f HOLD PC POP OEC -*'.
-0 ° POP PC POP HOLD J L
Ho\e. t CcIn LOW jna CC • high, noia.e t« toad X - Don't Ca'e.
PIN FUNCTIONS.
Abbreviation Name Function
Di Otrect inout Bit i Direct mout to register/counter mo multiplexer. Oq i| LS3





Used as test criterion Pan test it » LCvV on ZZ.
Wnenever me signal il HIGH CC is ignored and me part Bperatll
at tnougn CC were true (LOWI.
Cl Carry-in Low oraer carry inout to mcrementer tor mic'OO'oa'am counter
RlO Register Load When LOW forces loading of registencounier regardless of
instruction or condition
OS Output Enaoit Three-state control of Y, outDuts





Micropro9»am Adoress Bit •
Pull
'
Address to microprogram memory. Yq it LS3. Y^ n MSB
Indicates mat fiv* items are on tne suck
PL Pipeline Adoress Enaole Can select '1 source (usually Pipeline Register) as direct
MAP M*0 Address Enable
input source
C*n select »2 source (usually Mapping PROM or PLA) as
V£CT Vector Adoress En*pie
direct input source
Can select -3 source (tor example, Interrupt Starting Address)




OPERATION: RO Rl -> Rl
BITS DEUICE FIELD UALUE
47-45 REGSRC QttO














11-8 REGSEL RA H#0
7-4 RB H#l
3-0 AM2910 INSTR H#E
RESULT ING rilCROUJORD: 0043 3FDF
EXPLANATION





result to y 8 B-reg
add
no carry in
don ' t care
don't latch micro stat











Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA=R0 and RE=R1 . The
ALU source Cbits 40-42) are these registers and the
destination Cbits 36-39) is RB = R1 . The Function Cbits 32-
35) is an add of the source registers with the result
being sent to RB=R1 . The Am2910 is instructed to execute
the next sequential instruction.
Figure 10
Nicroword and Documentation for Example 2
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3 . Example 3
This example demonstrates the versatility of this
processor. In one microcycle, the function 2*CR3+R4)
shall be performed. Figure 11 documents this
microinstruction and shows how all 48 bits of the




This concludes a very general overview of the
architectural and the microprogrammable capabilities of
the Am29£03 IB-bit processor evaluation board. Having
done this, a somewhat larger application of this processor
will now be examined.
36
OPERATION: 2*CR3 + R4) -> R4 with R3 S R4 specified by IR















































arith upshift of R4
add R3 + R4
no carry in
latch ALU status

























-47 declare the source registers to be specified by
truction Register. The destination register,
is enabled to be arithmetically upshifted. The
is enabled and commanded to upshift the destination
and zero fill. The registers, R3 and R4 , are not
d in the pipeline in this case but instead are
by the IR. Therefore, the contents of the IR
be 0034CH}. R3 and R4 are added by the ALU and
R4 . On their uay to R4 , they pass through the
and are upshifted one bit and then made ready for
into R4 on the next rising clock edge. This
is equivalent to the multiplication of the result
Figure 11
Nicroujord and Documentation for Example 3
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Ill . BIT SLICE DEVELOPMENT
OF THE IMAGE PROCESSING ALGORITHM
A. THE ALGORITHM
The larger application previously mentioned will be a
neighborhood averaging algorithm as an image smoothing
technique. This algorithm will be implemented on the 5 X
5 pixel data set of bytes representing the gray scale
values of the associated pixels. The image smoothing
operation is defined as follows:
g(x,y)=l/n)L4 fCm, rO
(n,m)£S
where gCx.y?1 is the smoothed image, fCm,nO is the original
image array and M and S are as defined in Chapter I .
Before any microprogramming can commence, some
conventions must be established. The starting addresses
of the original array and the smoothed array must be
defined as well as how these arrays are stored in memory.
The original array will be stored in macro memory starting
at address OOOOCH) . The computed smoothed array values
will be stared into macro memory starting at address
0020CH) . The arrays will be stored in a raw-wise manner,
i.e., memory location OOOGCH) will hold pixel CI, 4) of the
original image.
38
Another issue that must be addressed is what to do
about the border values . The border values do not have
Four neighbors and thus cannot be averaged by the given
definition. Thus, it was decided to simply write these
values into the smoothed image as they existed in the
original image.
An alternative to this would be to consider an absent
neighbor to have a value of zero and to perform the
averaging as defined on all the pixels including the
border values. This would produce inaccurate values along
the border of the image . Each time the image is
successively smoothed using such a scheme, another two
rows and two columns will be contaminated by these errors.
This creates a propagating error affecting more and more
of the border information as the image is repetitively
smoothed. For this reason, the border values were chosen
to be simply copied from image to image. These values
will not be averaged, but will still be the values of the
original image thereby avoiding the propagating
contamination mentioned.
Having defined these parameters, Figure IE diagrams
how the images will exist in memory as well as how the
smoothed values will be determined.
39
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0030 CL +p ^R+U?/4
0031 CM + Q-S+UD/4







B. Original Pixel Image
Stored In Macro Memory
C. Smoothed Pixel Image
Stored In Macro Memory
Figure 13
Memory Organization for the 5X5 Array
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B. THE MICROROUTINE
The microrautine of Figure 13 accomplishes the
algorithm outlined in the previous section. This section
mill only briefly address the functional details of the
microrautine while the complete and detailed documentation
can be found in Appendix C.
The microrautine first initiates a nested loop where
the inner loop reads the four neighbors from the original
array, averages the four values and writes the average to
the smoothed array . This inner loop executes three times
filling addresses OOESCH^-OOSBCH) (see Figure IE) of the
smoothed array the first time through. The outer loop
incriments register one CR1) and register two (RE) , which
hold the original array addresses and the smoothed array
addresses respectively, and executes the inner loop three
times computing the nine averages shown in Figure IE. The
remainder of the routine reads the border values from the
original array and writes them to the smoothed array.
The registers hold the addresses from which data is
read and stored as well as the values by which these
registers must be incrimented and decrimented in order to
complete the algorithm. Register eight CREO is the only
register that does not hold such information. It holds
the outer loop counter which is decrimented and tested for
zero with each passing. The inner loop counter is held
within the AmEElO sequencer and can be used in all looping
41
01C0 L0CP1: FFFF 3FFF C024
,
PUSH ADD. ON STACK, LD CTR U/02
0101 084F 3FD3 F14E riEnORY -> R4
oica 0043 3FDF F01E ; Rl~4 -> Rl
0103 0B4F 3FC3 F13E HEnQRY -> R3
0104 0043 3FDF F34E R3*R4 -> R4
0105 0043 3FDF F21E Rl-2 -> Rl
0105 0B4F 3FD3 F13E HEnORY -> R3
0107 0043 3FCF F34E R3-R4 -> R4
0108 0043 3FDF FC1E Rl-4 -> Rl
0103 0B4F 3FD3 F13E HEnORY -> R3
01 OA 0043 3FDF F34E R3-R4 -> R4
010B 0014 3FE0 FF4E LDGICAL SHIFT RIGHT R4
010C 0014 3FE0 FF4E LOGICAL SHIFT RIGHT R4
0100 00C4 3FD4 F74E R4 -> HEnORY
010E 0041 3FDF FS1E Rl-8 -> Rl
010F 0044 7FFF FF7E R7-1 -> R7
0110 FFFF 3FFF FFFB L00P1 C3X)
0111 0043 3FDF F21E Rl*2 -> Rl
ona 0C43 3FDF F27E R7-2 -> R7
0113 0030 507F FFBE R8-1 -> R8, LATCH HICRCSTATREG
0114 FFFF D4D3 D003 IF >0, JUnP TO L0DP1 C3X)
0115 0041 3FDF F57E R7-14 -> R7
0115 0041 3FDF F91E Rl-OF -> Rl
0117 L00P2: FFFF 3FFF C0S4 PUSH ADD. ON STACK, LD CTR W/05
ona 0B4F 3FD3 F14E riEnORY -> R4
0113 00C4 3FD4 F74E R4 -> nEHORY
011A 0044 7FFF FF1E Rl*l -> Rl
011B 0044 7FFF FF7E R7*l -> R7
one FFFF 3FFF FFFB LQDP2 CSX)
011D F5C4 3FD2 FF8E LOAD IR U/ADDRESS OF R8
011E E544 3FD5 FC2E LOAD R8 u/02
011F LD0P3: 0043 3FDF FA1E Rl*3 -> Rl
0120 0043 3FCF FA7E R7*3 -> R7
0121 L00P4
:
FFFF 3FFF C014 PUSH ADD. ON STACK, LD CTR U/01
0122 0B4F 3FD3 F14E riEriCRY -> R4
0123 00C4 3F04 F74E R4 -> HEHQRY
0124 0044 7FFF FF1E Rl*l -> Rl
0125 0044 7FFF FF7E ;R7*1 -> R7
0125 FFFF 3FFF FFFB L00P4 C2X)
0127 0030 507F FFBE ;R8-1 -> R8, LATCH HICROSTATREG
0128 FFFF D40S 01F3 IF >0, JUnP TD L0QP3 C2X)
0129 0043 3FDF FA1E ;R1*3 -> Rl
012A 0043 3FDF FA7E R7-3 -> R7
012B LOOPS: FFFF 3FFF C0S4 ;PUSH ADD. ON STACK, LD CTR U/05
012C 084F 3FD3 F14E , nEHCRY -> R4
012D 00C4 3FD4 F74E ; R4 -> nEHORY
012E 0044 7FFF FF1E ,R1*1 -> Rl
012F 0044 7FFF FF7E ;R7*1 -> R7
0130 FFFF 3FFF FFF8 ,L00P5 C5X)
0131 FFFF FFFF 7FFF ;SET BREAKPOINT
ORIGINAL ARRAY ADDRESS: 0000-0 DIB
AUEPAGED APPAY ADDRESS: 0020-0 338
INITIALIZE REGISTERS: incriment value
Rl-0001; address of first neighbor read
R2-0002; mcriment value
RS-0008; decriment value
R7-0025; address first avg . stored
R5-0014; decriment value
R3-000F; decriment value





cases, but there is only one such counter on the chip.
Thus, For nested loops, a separate register must be used,
RB in this case
.
This is only a rough overview of the process that the
microroutine performs. Attention is called to Appendix C
for a much more detailed explanation of the
microprogramming accomplished. This documentation details
how each control line is coded to execute the desired
Function. Comments Follow each microinstruction's
decomposition to Further explain what the instruction does
and how that eFFects the routine as a whole.
C. EXECUTION TINE
In the design oF a sequential processor based system,
a Full timing analysis must be performed For each
allowable path through the system. The longest path is
then used to determine the minimum clock period
permissible For that design. A Few alternatives exist to
attempt to shorten that clock period. First, the longest
path may be studied and perhaps shortened thereby allowing
a shorter clock period to be assigned. The second
alternative is to replace some oF the system's components
with Faster devices also shortening the longest path. The
third alternative is to use a variable clock period
generator that lengthens the clock period only on those
instructions necessary and reducing the clock period For
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the others. This would yield an average clock period
shorter than had the longest path been used as the only
constraining Factor on the clock period.
In order to address the execution time of the
micrcroutine of Figure 13, both the clock period as well
as the total number of microinstructions performed must be
known. Careful examination of the routine shows that it
performs a total of 275 microinstructions. The clock
period requires a little more detailed study.
The Am29203 Evaluation Eaard utilizes the variable
period clock generator discussed above but does not allow
it to be microprogrammed, i. e., the period cannct be
altered through the microword . The Am2925 clock generator
and microcycle length controller permits the selection of
eight different clock periods by coding pins LI, L2 and
L3 . These three control lines would have to be added to
each microword thereby yielding a 51 bit microinstruction.
The Am29203 Evaluation Board hardwires pin L2 high and
pins LI and L3 low. The crystal is configured to operate
with a clack period of 51 ns or a frequency of 19.5 MHz
.
Table III illustrates the eight various clock periods
permissible using this crystal configuration.
Therefore, from Table III, the Am29203 Evaluation
Board is fixed to operate at approximately 2.45 MHz or
with a clock period of 409 ns . The board does not allow



















The micrarautine of Figure 13 performs E7B
microinstructions, each taking 40B ns
,
yielding an
execution time of 112.2 microseconds. As previously
mentioned, there are some alternatives to study in order
to reduce this execution time. The paths are fixed by the
microroutine , but improvements can be made in both the
speed of the devices used as well as varying the period of
the clock generator
.
Every instruction executed on the Evaluation Board
must either be found in macro memory or in writeable
control store CUCS) . In either case, or path, a read from
RAM is required. This read consumes 300 ns of execution
time for the Am31LB4. Reading from RAM is always a costly
operation and in this case, is the most costly on the
board. For instance, in order to add two registers using
the ALU and perform a simple "continue" operation with the




































Set Up Y On Result
Register CAH2S203)
After CP , time before the
instruction leaves the pipeline
register. C2S ns?
Time AP12S10 takes to decipher the
instruction received and to output
next instruction address to UJCS
C35 ns)
Time AMS124C takes to output next
instruction to the pipeline.
C300 ns)
Time to set up next instruction on

















on leaves the pipeline
CEB ns)
ed to decode received
nto ALU control cades.
cades need to reach the
ns)
needs to execute the
C5B ns)
result must set up an Y-
aadmg into the register
sing clock edge. C17 ns)
Figure 14
Time Path Illustration with RAM as UCS
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Since RAM must be addressed for each instruction, this
is the constraining factor in determining the clock
period. I can only assume that this is why the board is
fixed to run with a constant clock period. There is no
reason to vary the clock period when each instruction
requires this 300 ns overhead. All instructions will take
very nearly 400 ns regardless of there complexity
.
In order to speed up the routine at hand, that RAM in
UCS will have to be removed. The ALU is idle for 23B ns
while the sequencer is determining the next instruction to
be executed. This is a wasteful use of the resources.
Since the microroutine is fixed and there is no reason
to update it, it can be written to a fast PROfl . The UCS
RAM can then be replaced with this PRQM . Such PROM's can
have address-to-output times as fast as 35 ns . With such
an improvement, the same- timing path previously detailed
could be reduced to 118 ns which is a 63% reduction. The
idle time is now only S7 ns , down from E3B ns . The
resources, the ALU and the sequencer, are both being used
more efficiently after this change is made. Figure 15
illustrates this reduction in the timing path.
The microroutine still reads data from the original
array and stores the averaged data to the smoothed array
and both reside in RAM. Therefore, the timing path for
these operations will still exceed 300 ns . Figure 16




































Set Up Y On Result
Register CAM23203)
AFter CP , time before the
instruction leaves the pipeline
register. C2B ns?
Time AM2310 takes to decipher the
instruction received and to output
next instruction address to UCS
C35 ns)
Time AM27S13 takes to output next
instruction to the pipeline.
C35 ns)
Time to set up next instruction on
the input to the pipeline
register. C20 ns)
AFter CP , time beFore the
instruction leaves the pipeline
register. C2B ns)
Time needed to decade received
command into ALU control cades.
C35 ns)
Time ALU cades need to reach the
ALU. C15 ns)
Time ALU needs to execute the
Function. C5B ns)
Time that result must set up on Y-
bus For loading into the register
at the rising clock edge. C17 ns)
Figure 15
Time Path Illustration aFter

























Set Up OF Data On
Register CAH91LE4^
AFter CP , time before the
instruction leaves the pipeline
register. C2B ns)
Time needed by MUX to set R4 to
receive data From memory and to
set R7 as the address oF the data
C3B ns)
Time to place memory address on
A-bus From the ALU. C30 ns)
Time aFter address is received by
RAM and data is output to the Y-
bus. CE80 ns)
Time that data must set up on R4
For loading on the rising edge oF
the next clock pulse. C17 ns)
Figure IB
Time Path Illustration with
Data RAM Access
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lead into R4 yielding an execution time of 333 ns . Uith
the replacement of the UCS RAM uith the PROM, no longer
are all instructions in need of the extra 300 ns . This is
where the application of the variable period clock
generator uill be most handy . For those instructions not
addressing RAM, a much shorter clock period can be used
than for those instructions addressing RAM. The only cost
for varying the clock period uill be to add 3 bits to the
microuord lengthening it to 51 bits. Therefore, the PROfl
which replaced the UCS RAM uill need to be at least 51
bits uide . Considerable savings uill be realized in
execution time since the routine executes only 77 such RAM
operations and 138 of the shorter operations. Table IU
illustrates the instruction time analysis.
TABLE IU
INSTRUCTION TIMING ANALYSIS
Instruction Type Read/Urite To RAM No Read/Urite To Ram






P=51 ns BP C40B ns) 3P C153 ns)
The average microcycle time of the variable clock
cycle generator uith the UCS RAM replaced by the PROM is
calculated as follows.-
C0.2B X 408) + C0.7E X 153) - 384.4 ns
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This is a 45% increase in system performance simply by
replacing the UCS RAN with a fast PROM and increasing the
microwcrd bit length to incorporate two kinds of clock
periods rather than the single clock period of 408 ns . In
fact, close inspection of Table III shows that to code the
clock generator to run at 3P and BP only requires the
switching of pin LB with pins LI and L3 tied to ground.
This means that the microword only needs to be lengthened
to 43 bits rather than the 51 bits mentioned earlier.
Further timing analysis could reveal more then two
distinctly different time paths and thus enable the coding
of the clock generator to further reduce the average clock
period
.
After these improvements, the microroutine will
execute in 51.71 microseconds, down from 11B.B
microseconds
.
D. THE 51B X 51B ARRAY
Having defined the algorithm and the microroutine for
a small 5X5 array, their application to a more realistic
digital image data array will now be discussed.
If a 51B X 51B image data array is to be smoothed,
both the architecture as well as the microroutine will
have to be modified. A 51B X 51B pixel array alone would
reside in B54 . 144 kilobytes of memory assuming that S55
gray scales are to be used thus enabling the gray scale
51
data to be represented by a byte . There must also be the
same amount oF memory available to store the smoothed
array. In order to address the total 5E4.EBB kilobytes of
memory proposed, the address bus to macro memory must be
EO bits wide
. Since registers hold memory locations and
these memory addresses are incrimented and decrimented by
the ALU, the registers as well as the data bus must be EO
bits wide. The macro memory address bus, registers and
data bus are presently only IB bits wide. The addition of
one AmEBEOB 4-bit ALU slice and additional wiring onto the
data and address buses would accomplish this. Since
sixteen 4 bit registers reside in each AmEBEOE, the
addition of one yields sixteen EO bit registers as needed.
The microroutine itself needs little changing except
For the address incriment and decriment values. Figure 17
illustrates what values would need to be changed For the
routine to operate on a 51E X 51E pixel array and Figure
IB is the updated microroutine that would operate on a S1E
X 51E array .
This updated microroutine has neither been documented
nor has it been tested. The routine's looping parameters
have only been changed. The operations are identical and




CI , ID C1.23 CI, 512?
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40202 C 1 , 3 ) + C 2 , 2 ) + C 2 , 4 ) + C 3 , 3 ) /4
403FF C2,512)
40400 C3,l)
40401 C 2 , 2 ) + C 3 , 1 ) + C 3 , 3 ) + C 4 , 2 ) /4
7FFFF C512,512)

































































































































































































































LOGICAL SHIFT RIGHT R4








IF >0, JUnP TO LOG?]
R7-3FE00 -> R7
R1-3FCC0 -> Rl










PUSH ADO. ON STACK, LO CTR W/01
nEHORY -> R4
R4 -> HEnORY
Rl + 1 -> Rl
R7-1 -> R7
L00P4 C2X)
R8-1 -> R8, LATCH MICROSTATREG
IF >0, JUnP TO L00P3 C2X)
R1*1FE -> Rl
R7+1FE -> R7























address of first neighbor read
incriment value
decriment value
address first avg . stared
decriment value
decriment value






The microroutine of Figure IB performs 4,43B,05E
microinstructions. Assuming that the routine resides on
PRDfl and that the clock generator is varied as the routine
shows, the average microcycle time of SE4 . 4 ns found in
the 5X5 case should hold true in this case. Therefore,





DF THE IMAGE PROCESSING ALGORITHM
A. THE CODE AND EXECUTION TIME
For comparative purposes, the same 5X5 data array
averaging algorithm previously developed is implemented
using a Z-BO microprocessor. Architectural and
instruction set constraints are discussed and compared to
those of bit slice development uiithin the context of
execution speed.
The assembly language routine is displayed in Figure
19. This algorithm is identical in operation to the bit
slice routine
.
In order to address the execution time of the routine
of Figure 13, the clock period and the number of
microinstructions performed must be known. These
microinstructions are called T states. Since the Z-90
cannot be microprogrammed by the user, each assembly level
instruction must be fetched from memory, decoded and then
executed. A fetch will require three microcycles CT
states) to retreive the instruction from memory and to
load it into the instruction register. The decade phase
will require one T state to decode the assembly level
instruction into it's microroutine ' s starting address.
The microroutine is then executed to it's completion.
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ORB 0200H
0E73 AMAT EQU ENDADD+1
0237 BflAT EDU ENDADD+31
0278 AAHAT EQU ENDADD
0231 BBHAT EDU ENDADD+25
0200 DO 21 0273 LD IX.AIIAT
0204 FD 21 0237 >. LD IY.BriAT
020S OE 03 LD C,3
020A OS 03 L00P1: LD B,3
020C 3E 00 L00P2: LD A,0
020E DD 88 00 ADD A, CIX+O)
0211 DD 86 04 ADD A, CIX+43
0214 DD 86 06 . • ADD A, CIX+6)




021C CB 3F SRL A
021E FD 77 00 LD CIY+0),A
0221 DD 23 . INC IX
0223 FD 23 INC IY
0225 05 DEC B
0225 20 E4 JR NZ.L00P2
0228 DD 23 INC IX
022A DD 23 INC IX
022C FD 23 INC IY
022E FD 23 INC IY
0230 OD DEC C
0231 20 D7 JR NZ.LOOPl
0233 DD 21 0278 LD IX, AAHAT
0237 FD •21 0231 LD IY.BBMAT
023B OE 06 LD C,B
023D DD 7E 00 LD0P3: LD A, CIX+O)
0240 FD 77 00 LD
,
CIY+O) ,A
0243 DD 23 INC IX
0245 FD 23 INC IY
0247 OD DEC C
0248 20 F3 JR NZ.L0DP3
024A 11 0003 LD DE.3
024D OE 02 LD C,2
024F DD 13 LD0P4: ADD IX, DE
0251 FD 13 ADD IY.DE
0253 06 02 LD B,2
0255 DD 7E 00 L00P5: LD A, CIX+O)
0258 FD 77 00 LD CIY+O) ,
A
025B DD 23 INC IX
025D FD 23 INC IY
025F 05 DEC B
0250 20 F3 JR N2, LOOPS
0252 OD DEC C
0253 20 EA JR NZ.L0DP4
0285 DD 13 ADD IX, DE
0257 FD 13 ADD IY.DE
0283 OE 06 LD C,6
02SB DD 7E 00 LD0P6: LD A, CIX+O)
025E FD 77 00 LD CIY+OD.A
0271 DD 23 INC IX
0273 FD 23 INC IY
0275 OD DEC C
0275 20 F3 JR NZ.L0DP6
027B ENDADD: END
Figure 13
The Z-BO Assembly Language Routine
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It appears that far each assembly level instruction
performed, there is a four micrccycle overhead before
execution can begin. This is not always true. In some,
but not all, cases, the fetch of the next instruction can
occur while the current instruction is executing. This
fetch-execute overlap can save two microcycles per
instruction if the buses or facilities are available
without conflict. The control unit knows whether an
overlap is passible. Far comparitive purposes, a worst
case analysis will be used, i.e., it is assumed that no
fetch-execute overlaps will occur. Uith this assumption
being made, the routine of Figure 19 executes S505
microcycles. Using a E HHz clock, the Z-BO's microcycle
is 500 ns long. The routine then executes in 1 . E5E5
milliseconds. This can be compared to the execution time
of B1.71 microseconds in the bit slice case. Therefore,
the Z-BO routine executes SO times slower than the bit
si ice routine
.
This comparison is made having assumed a worst case
execution time for the Z-BO. Another consideration is
that the bit slice processor uses a IB bit data bus while
the Z-BO uses only an B bit bus. Nevertheless, as many as
4 microcycles are being wasted in fetching and decoding
the instruction prior to execution. The price paid to
5B
avoid this Fetch/decode overhead in the bit slice case is
coding complexity. Assembly language allows the
programmer to take a much higher level look at the
instructions he wishes to perform while the
microinstruction programmer is burdened with coding each
control line and being careful not to access resources
already in use. In many cases, the shortened programming
time is well worth the loss in architectural and
instructional flexibility.
For the 5X5 case, the Z-90 internal registers, 3 or
16 bits wide, and data bus widths, 8 bits, were adequate.
Expansion to the SO bit registers and 20 bit data bus
widths needed for the 512 X 512 data array averaging would
not be possible. Even the use of a 15 bit microprocessor
would not be wide enough. This deficiency would have to
be handled through the writing of a more complex software
routine which would allow register constants to be held in
more than one noncontiguous register. This more complex
routine would require even more time to execute, while in
the bit slice case, architectural changes could be
accomodated. The same routine could be used as long as
the register values are updated to match the size of the
array being averaged.
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U. CONCLUSIONS AND RECGMNENDATIQN5
A. EUALUATION BOARD SHORTCOMINGS
The Am29203 bit slice evaluation beard has proved to
be a very instructive tool. It allows the user to study
the characteristics of bit slice microprocessor design.
Although the hardware is Fixed, the user must come to
understand the interrelationships of the various bit slice
devices before any microprogramming can begin. In doing
so, it becomes evident that such architecture is adaptable
to a variety of applications. Bus widths are flexible and
the instructions sets can be readily adapted to such
changes in the architecture.
The availability of a variable period clock generator
on the board is a nice feature but it is fixed to run at a
constant frequency . This hardwiring of the clack
generator is understandable considering the long timing
paths associated with reading from RAN, but the UCS RAN
may be replaced by a PRON thus reducing the timing path a
great deal in some cases. The user manual describes the
replacement of the UCS RAN with a PRON which has the
designed microcode burned into it as a desirable feature.
Such replacement would be more attractive if the board
allowed for the three additional control lines that cculd
SO
be coded to vary the clock period and take advantage of
the shorter time paths resulting. This would improve the
throughput of the system. The user manual neither
mentions that the clock generator is fixed to a period of
40B ns nor does it mention any means by which to vary this
period. Such Flexibility is an attractive characteristic
of bit slice design but the board completely ignores it.
Nevertheless, the user should be aware of this feature as
a design parameter
.
The monitor built into the evaluation board is very
useful. It permits the loading of all registers and the
loading of microcode or macrocode. It also allows the
code to be executed one line at a time or executed all at
once. The monitor does not allow for the interface of any
mass storage or hard copy peripherals though. The user
manual does recommend that the board be interfaced to a
host computer. The details of such an interface are
briefly mentioned in the manual and a program written in C
is also included which permits the uploading and the
downloading of code from and to the computer's disk drive.
Such code could then be stared for later retrieval or
printed as desired. This is a very attractive feature and
is highly recommended for any future endeavors larger than
the microroutine written here within. For small
applications, the monitor included with the system and a
hard terminal will suffice.
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S. DISCUSSION OF EIT SLICE DESIGN
The execution speed of a register transfer language is
very fast when compared to the speeds of the same routine
written in an assembly language and in FORTRAN. For the
image smoothing of a 5 X 5 array, the FORTRAN routine
executed in approximately 3 CPU seconds on the UAX 11/730.
That 3 seconds includes the multi-user system software
overhead. The assembly language routine was estimated to
run in 1.E5E5 milliseconds and the bit slice microroutme
executes in SI. 71 microseconds. Figure E0 depicts these
execution times graphically. Clearly, the bit slice
design has yielded a very fast processor.
Such an execution time comparison has ignored an
equally important time feature, namely, design time. The
bit slice microroutine was by far the fastest in execution
but was also by far the mast difficult to write . The
opposite
.
is true far the FORTRAN program. The reason for
this vast difference in the time needed to write the code
is the difference in the level of understanding of the
underlying hardware required. The writing of the FORTRAN
program required virtually no understanding of the
hardware it was to be run on. The bit slice microroutine,
on the other hand, required a full and detailed




A: Bit Slice Execution Time
B: nicrapracessor Execution Time
C: FORTRAN Execution Time
Figure 20
Comparison of Execution Times
S3
learning overhead is very costly. Therefore, more than
execution time alone must tie considered when selecting a
type of design.
Should the routine be needed for only a Few
applications, the design time saved by writing the routine
in a high level language, such as FORTRAN, becomes the
dominating Factor. IF the routine is to be executed a
great number oF times, the large investment in time paid
in perForming bit slice design will be reFunded by way oF
the savings in the execution time. Microprocessor design
lies somewhere between these two concerns.
Image processing lends itselF well to bit slice
design. Such algorithms need to be executed on the
massive amounts oF digital image data being gathered in
today's world oF satelite imagery. The price paid in long
design times will be quickly returned with interest when
the savings in execution time are considered. Image
smoothing is Just one such algorithm and was used here to
illustrate the savings in execution time compared to other
design choices. The result is that the application oF bit




FORTRAN IMAGE 5F1DDTHING PROGRAM
C THE PURPOSE OF THIS PROGRAM IS TO CONUERT THE
C 640 X HBO PIXEL IMAGE PRODUCED BY THE EYECOM
C DIGITIZER TO THE 512 X 51E PIXEL IMAGE NECESSARY
C FOR DISPLAY ON THE COMTAL UNIT. THE IMAGE IS
C THEN SMOOTHED THROUGH THE USE OF NEIGHBORHOOD
C AUERAGING. THE IMAGE TO BE SMOOTHED IS IN THE
C FILE N.DAT. THE SMOOTHED IMAGE IS THEN STORED
C INTO THE FILE S.DAT.
C
BYTE AC51S.512? ,BC51E,S1E? ,CCHO
INTEGER M,N,P, I , J,Z,ZZ,CCC40
C
C CALL THE ROUTINES TO TIME THE RUN
C
LUM=5
CALL OPEN CPUTIME FILECLUNJ
CALL START CPU CLOCK
0PENCUMIT=1 ) NAME='N.DAT' .TYPE- 'OLD'
,
1 ACCESS- 'DIRECT' , RECORD SIZE-1EB , MAXREC-E40)
DO 10 n-i.siE





CLOSE C UN IT-ID
C
C THE IMAGE IS NOW A 51E X 51E PIXEL ARRAY
C NEIGHBORHOOD AUERAGING FOLLOWS
C




















cC AVERAGE THE 4 NEIGHEORS
C
2Z =CC C 1 D +CC C E D +CC C 3 D +CC C 4 D
Z-ZZ/4
C





















UR I TEC 5, 35?
35 FORMATC AVERAGING IS COMPLETE ' )
C
C THE EORDERS ARE NOW FILLED IN
C
1 = 1
DO 70 J-l', 512
BCI, JD-ACI , JD





C WRITE THE FILE S . DAT TO DISK
C
OPENCUNIT-2, NAME- 'S. DAT' , TYPE- 'NEW'
,






C WRITE CPU TIME TO THE FILE CPUTINE.TXT
C
CALL TYPE CPU CLOCK CLUNJ
END
6G
SUBROUTINE OPEN CPUT I ME FILECLUN)






C RETURN CPU TINE AS A FLOATING POINT UALUE
C
PARAMETER JPIS CPUTIM- ' 407 '
X
INTEGER*2 EUFCS)
INTEGER*^ EUF1C4J , CPUT
INTEGER SYSSGETJFI


















SUBROUTINE START CPU CLOCK
C
C GET THE INITIAL UALUE OF THE CLOCK
C
REAL*4 START TIME
REAL*4 START REAL TIME
COMMON/CPUT CLOCK/START TIME, START PEAL TIME
C




C GET THE INITIAL REAL TIME
C
START REAL TIME-SECNDSC . )
RETURN
END
SUBROUTINE TYPE CPU CLOCK CLUN3
C
C RETURN THE ELAPSED TIME FROM THE LAST CALL TO
C START CPU CLOCK
C
REAL*4 TIME, START TIME
REAL*4 START REAL TIME
REAL*4 DELTA
COMMON/CPU CLOCK/START TIME, START REAL TIME
B7








C GET THE DELTA REAL TIME
C
DELTA-SECNDSC START PEAL TINE)
XLQAD = T I ME/DELTA
C
C DISPLAY AS A PERCENTAGE
C
XLQAD=XLQAD/100.0
URITECLUN, 10} TIME, DELTA, XLOAD




1 'REAL TIME U5ED=
'
, F10 . 3
,





MICROCODE DOCUMENTATION FOP EXAMPLE
LINE NO . : 0000
OPERATION: CONTINUE
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC #X don't care
44 AM33303 IEN B#X don't care
43 OEY EttX don't care
4E-40 SOURCE 0#X ;don 't care
33-36 DEST H#X don't care
35-33 FUNCT H#X ; don't care
31-30 AM3304 CARRY B#X don ' t care
33-34 STAT/TST 0#44 test macro zero
33 CEU B#l don ' t latch micro stat
33 CEM B#l don ' t latch macro stat
£1-20 CMDSHFT B#ll command
13-16 CMD H#3 test AM3304 CT
15 BKPT B#l don ' t set breakpoint
14 SPARE X not used
13-13 ADDRESS B#X don 't care
11-4 ADDRESS H#X don 't care
3-0 AM3310 INSTR H#E continue
RESULTING MICROWORD : FFFF E4F3 FF?"E CX == 1?
COMMENTS:
This micrcroutine only demonstrates the use of the
sequencer. The remainder of the microinstruction is then
set to safe values as shown above. This microujord only




LINE ND. : 0001
OPERATION: JUMP TO 0020CHD
BITS DEUICE FIELD UALUE EXPLANATION
4 7~45 REGSRC 0#X don ' t care
44 AM29203 I EN B#X dan ' t care
43 OEY B#X den ' t care
4E-40 SOURCE QttX dan ' t care
39-36 DEST H#X dan ' t care
35-32 FUNCT H#X dan ' t care
31-30 AM2904 CARRY E#X dan ' t care
E9-E4 STAT/TST Q#44 test macra zera
23 CEU B#l ; dan ' t latch micro stat
22 CEN B#l dan ' t latch macro stat
21-20 CNDSHFT ' Bttll ; command
19-16 CND H#9 test AH2904 CT
15 EKPT B#l ; dan ' t set breakpoint
14 SPARE X not used
13-12 ADDRESS B#00 ; branch address MSB
11-4 ADDRESS H#20 branch address LSE
3-0 AN2910 INSTR H#l ;CJS
RESULTING MICRQUDRD : FFFF E4F5 C2Cn cx-id
COMMENTS:
This microinstruction performs an unconditional jump to
UCS address 0020CHD as indicated by the branch address
bits 4-13 of the pipeline.
70
LINE ND . : 0020
OPERATION CONTINUE
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC QttX don ' t care
44 AN29203 IEN B#X ; don ' t care
43 OEY BttX den ' t care
42-40 SOURCE Q#X ; dan ' t care
39-35 DEST H#X dan ' t care
35-3E FUNCT H#X ; dan ' t care
31-30 AN2904 CARRY BttX den ' t care
29-24 STAT/TST 0#44 ; test macro zero
23 CEU Bttl don't latch micro stat
22 CEN B#l don't latch macro stat
21-20 CHDSHFT E#ll command
19-16 CND HttS test AN2904 CT.
15 BKPT Bttl don't set breakpoint
14 SPARE X not used
13-12 ADDRESS B#X dan ' t care
11-4 ADDRESS HttX don ' t care
3-0 AN2910 INSTR HttE ; continue
RESULTING NICROUORDrFFFF E4tF3 FFF"E CX-i:)
COMMENTS:
This microuord only instructs the sequencer to go to the
next sequential instruction in UCS , i.e., address 0021C1-D.
71
LINE ND. : 0021
OPERATION: LOAD THE COUNTER U/4 & CONTINUE
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#X don't care
44 AN23203 I EN B#X ; dan ' t cars
43 OEY B#X den ' t care
42-40 SOURCE Q#X
;
don ' t care
33-35 DEST H#X den ' t care
35-32 FUNCT H#X ; dan ' t care
31-30 AN2304 CARRY B#X dan ' t care
2S-24 STAT/TST #44 test macro zero
23 CEU B#l don't latch micro stat
22 CEN B#l
;
don't latch macro stat
21-20 CMDSHFT B#ll command
13-15 CND H#S test AN2304 CT
15 BKPT B#l ;dan't set breakpoint
14 SPARE x not used
13-12 CONSTANT B#00 ; counter holds 10 bits
11-4 CONSTANT Htt04 load it uith 4
3-0 AN2310 INSTR H#C ; ldct u/4 S continue
RESULTING NICPOUORD : FFFF E4F3 C04C CX-1H
COMMENTS:
This microucrd instructs the sequencer to load the counter
with the value 4 and to go to the next sequential
instruction in UCS , i.e., address 0022^hO.
72
LINE ND . : 0022
OPERATION LOOP UNTIL COUNTER -
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC #X don ' t care
44 AH29203 I EN B#X don ' t care
43 OEY BttX don ' t care
42-40 SOURCE #X den ' t care
39-36 DEST H#X den ' t care
35-32 FUNCT HttX den ' t care
31-30 AM2904 CARRY B#X don ' t care
29-24 STAT/TST #44 test macro zero
23 CEU B#l don't latch micro stat
22 CEM Bttl ; don't latch macro stat
21-20 CflDSHFT B#ll command
19-1B CMD Htt9 test AN2904 CT








3-0 AM2910 INSTR Htt9 loop until ctr=0
RESULTING MICROUORD: FFFF E4F9 C2Eis cx=in
COMMENTS:
This microuiord instructs the sequencer to loop to address
0022CH) decrimenting the counter each time and continuing
to the next sequential instruction once the counter equals
zero. There will be a total of 5 loops.
73
LINE NO. : 0023
OPERATION: UNCONDITIONAL SUER CALL TO 0200 CH)
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#X dan ' t care
44 AM29203 I EN B#X
;
don ' t care
43 OEY B#X den ' t care
42-40 SOURCE #X ; den ' t care
39-3S DEST H#X dan ' t care
35-32 FUNCT H#X
,
den ' t care
31-30 AM2904 CARRY E#X don ' t care
29-24 STAT/TST 0#44 test macro zero
23 CEU B#l don't latch micro stat
22 CEH B#l don't latch macro stat
21-20 CMDSHFT B#ll command
13-16 CND H#9 test AM2904 CT
15 BKPT E#l ; don't set breakpoint
14 SPARE X not used
13-12 ADDRESS BttOl ; address MSB
11-4 ADDRESS H#00 address LSB
3-0 AM2910 IMSTR H#3 ;CJP
RESULTING MICROUORD : FFFF E4F3 E0(33 CX-13
COMMENTS:
This microujord instructs the sequencer to perform an
unconditional subroutine call to UCS address 0200CH? . On
the subsequent return, the sequencer will Jump to UCS
address 0024CH? which will be stored on the stack with the
call and popped off the stack with the return.
74
LINE ND , : 00E4
OPERATION JUMP TO OOOOCH)
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#X dan ' t care
44 AME9S03 I EN B#X dan ' t care
43 OEY B#X ; dan ' t care
4E-40 SOURCE o#x don ' t care
39-3B DEST H#X don ' t care
35-32 FUNCT H#X dan ' t care
31-30 AME904 CARRY B#X don ' t care
ES-E4 STAT/TST Q#44 test macro zero
E3 CEU B#l don't latch micro stat
EE CEN B#l
;
don't latch macro stat
El-EO CMDSHFT B#ll command
13-15 CHD HttS
; test AMES04 CT








3-0 AMES10 INSTR H#l CJS
RESUL1"ING MICROUJORD: FFFF E4F3 COCn cx-io
COMMENTS:
This microinstruction performs an unconditional Jump to
UiCS address 0000CH) as indicated by the branch address
bits 4-13 of the pipeline.
75
LINE NO , : 0200
OPERATION: RETURN
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#X
,
dan ' t care
44 Af12S203 I EN B#X dan ' t care
43 OEY B#X dan ' t care
42-40 SOURCE Q#X dan ' t care
39-36 DEST H#X dan ' t care
35-32 FUNCT H#X den ' t care
31-30 AN2S04 CARRY B#X den ' t care
23-24 STAT/TST 0#44 test macro zero
23 CEU B#l
;
don't latch micro stat
22 CEN B#l don't latch macro stat
21-20 CNDSHFT B#ll command
13-15 CHD H#9 •test AH2304 CT
15 BKPT B#l don't set breakpoint
14 SPARE X ; not used
13-12 ADDRESS BttXX don ' t care
11-4 ADDRESS H#XX ; don ' t care
3-0 AN2910 INSTR H#3 CRTN
RESULTING NICROUORDrFFFF E4FS FFFA CX-1D
COMMENTS:
This microuiord instructs the sequencer to pop the top
address off the stack and return to the line Following the
command that called the subroutine.
75
APPENDIX C
DOCUMENTATION FOR THE 5 X" 5 MICRORDUTINE
LINE NO. : OlOO
OPERATION: PUSH ADD. ON STACK, LD CTR U/02
BITS DEUICE FIELD UALUE
47-45 REGSRC Q#X














11-B REGSEL RA H#0
7-4 RB H#2
3-0 AMES10 INSTR H#4
RESULT ING MICROUORD: FFFF 3FFF
EXPLANATION
den ' t care
disable Am2S203
den ' t care
don ' t care
don ' t care
don ' t care
no carry in
don ' t care
don't latch micro stat
don't latch macro stat
no command or shift
don ' t care
don't set breakpoint
not used
upper 2 bits of counter
counter data
load counter with 2




This instruction only involves the use of the sequencer,
hence all the don't cares through the documentation. This
instruction sets the address 0100CHD on the stack. This
address is returned to on the outer loop, loopl . The
counter is also loaded in this micracycle so that the
























































result to y & E-reg
don ' t care
no carry in
don ' t care
don't latch micro stat











Bits 45-47 declare the source registers to be in ' the
pipeline. Therefore, bits 4-11 set RA=R1 and RE=R4 . The
ALU source Cbits 4C-42J are these registers and the
destination Cbits 35-39) is RE=R4 . The Function Cbits 32-
35) is a noop since the ALU is not connected to the Y bus.
The ALU is enabled only to allow the loading of the data
to R4 . The command Field is enabled to read From memory.
The address to be read is held in Rl and the contents oF
that address are to be sent to R4 . The Am2910 is
instructed to continue to the next sequential instruction.
This operation reads the neighbor From memory and stares
the value into R4 . R4 is to be the accumulator For the
Four reads From memory
.
78
LINE ND : 0102
OPERATION: RO + Rl -> Rl
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#0 reg . spec, by pipeline
44 AM29203 I EN B#0 ; enable Am29203
43 OEY B#0 connect Y bus
4E-40 90URCE 0#0 sources are regs
.
39-3E DEST H#4 result to y S B-reg
35-33 FUNCT H#3 add
31-30 AM2904 CARRY B#00 no carry in
29-24 STAT/TST OttXX don ' t care
33 CEU B#l don't latch micro stat
32 OEM B#l don't latch macro stat
31-30 CMDSHFT B#01 •command enable
19-15 criD H#F noop




13-12 CONSTANT B#XX not used
11-8 REG RA H#0
,
RA=R0
7-4 RB H#l RB=R1
3-0 AM2910 INSTR H#E continue















declare the source registers to be in the
Therefore, bits 4-11 set RA=R0 and RB-R1 . The
Cbits 40-43) are these registers and the
Cbits 35-33) is RB-R1 . The function (bits 32-
add of the source registers with the result
to RB=R1 . The Am2910 is instructed to continue
t sequential instruction. Rl is the register
the address of the neighbor to be read. Rl is
to 0001 CH) for the first read and is now























































result to y S B-reg
don ' t care
no carry in
dan ' t care
don't latch micro stat











Bits 45-47 declare the
pipeline. Therefore, bi
ALU source Cbits 40-43
destination Cbits 36-33)
35) is a noop since the
The ALU is enabled only
to R3 . The command Fiel
The address to be read
that address are to b
instructed to continue t
This operation reads th
the value into R3
.
source registers to
ts 4-11 set RA=R1 and
3 are these registe
is RE =R3 . The Functi
ALU is not connected t
to allow the loading
d is enabled to read f
is held in Rl and the
e sent to R3 . The
o the next sequential














LINE NO . : 0104
OPERATION: R3 + R4 -> R4
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC DttO reg . spec, by pipeline
44 AM23203 I EN BttO enable Am29203
43 OEY B#0 connect Y bus
4E-40 SOURCE Q#0 sources are regs
.
33-36 DEST H#4 result to y 5 B-reg
35-32 FUNCT H#3 add
31-30 AM2904 CARRY B#00 no carry in
39-24 STAT/TST #XX don't care
23 CEU B#l don't latch micro stat
22 CEM B#l
;
don't latch macro stat
21-20 CMDSHFT B#01 command enable
13-16 CMD H#F noop
15 BKPT B#l don't set breakpoint
14 SPARE X not used
13-12 CONSTANT B#XX not used
11-8 REGSEL RA H#3 RA=R3
7-4 RB H#4 ;RB=R4
3-0 AM2910 INSTR H#E continue
RESULTING MICROUORD: 0043 3FDF F34E CX=1?
COMMENTS:
Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA=R3 and RB=R4 . The
ALU source Cbits 40-42?" are these registers and the
destination Cbits 36-3S) is RB=R4 . The Function Cbits 32-
35) is an add of the source registers with the result
being sent to RB=R4 . The Am2910 is instructed to continue
to the next sequential instruction. R3 holds the value cf
the neighbor read From RAM and is added to R4 which is the
accumulator For the addition oF the Four neighbors.
61
LINE ND. : 0105
OPERATION: Rl + RE -> Rl
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#0 reg . spec, by pipeline
44 Ari23203 I EN B#0 enable Am23203
43 OEY B#0 connect Y bus
42-40 SOURCE Q#0 sources are regs
.
33-35 DEST H#4 •result to y S B-reg
35-32 FUNCT H#3 add
31-30 AN2S04 CARRY BttOO no carry in
33-24 STAT/TST Q#XX don ' t care
23 CEU B#l don't latch micro stat
22 CEN B#l don't latch macro stat
21-20 CNDSHFT B#01 command enable
13-15 cno H#F noop
15 BKPT B#l don't set breakpoint
14 SPARE X not used
13-12 CONSTANT B#XX • not used
11-8 REGSEL RA H#2 RA=R2
7-4 RB H#l RE = R1
3-0 AH2310 INSTR HttE continue
RESULTING NICROUORD: 0043 3FDF F21E CX-13
COMMENTS:
Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA=R2 and RB = R1 . The
ALU source Cbits 40-42) are these registers and the
destination Cbits 35-33) is RB = R1 . The function Cbits 32-
35) is an add of the source registers with the result
being sent to RB=R1 . The Am2310 is instructed to continue
to the next sequential instruction. The address of the
next neighbor to be read is incrimented by 2 to read the
neighbor to the right of the subject pixel.
B2
LINE ND , : 0105
OPERATION: MEMORY -> R3
EITS DEUICE FIELD UALUE
47-45 REGSRC QttO














11-8 REG5EL RA H#l
7-4 RB H#3
3-0 AM2310 INSTR H#E
RESULTING MICROUORD: 0S4F 3FD3
EXPLANATION





result to y 8 B-reg
don ' t care
no carry in
don ' t care
don't latch micro stat

















declare the source registers to be in the
Therefore, bits 4-11 set PA = R1 and RB=R3 . The
Cbits 40-42) are these registers and the
Cbits 35-33) is RB=R3 . The Function (bits 32-
is a noop since the ALU is not connected tc the Y bus.
ALU is enabled only to allow the loading of the data
to R3 . The command field is enabled to read from memory.
The address to be read is held in Rl and the contents of
that address are to be sent to R3 . The Am2310 is
instructed to continue to the next sequential instruction.
This operation reads the neighbor from memory and stares
the value into R3
.
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LINE NO . : 0107
OPERATION: R3 + R4 -> R4
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#0 reg . spec, by pipeline
44 AM29203 I EN E#0 enable Am29203
43 OEY B#0 connect Y bus
42-40 SOURCE QttO sources are rags
.
39-36 DEST H#4 .result to y ?>. B-reg
35-32 FUNCT H#3 add
31-30 AN2904 CARRY B#00 ; no carry in
29-24 STAT/TST Q#XX dan ' t care
23 CEU B#l ; don ' t latch micro stat
22 CEM B#l don't latch macro stat
21-20 CNDSHFT B#01 ;command enable
19-16 CMD H#F noop
15 BKPT B#l ; don ' t set breakpoint
14 SPARE X not used
13-12 CONSTANT B#XX not used
11-8 REGSEL RA H#3 RA=R3
7-4 RB H#4 RB=R4
3-0 AN2910 INSTR H#E continue
RESULTING MICROUORD: 0043 3FDF F34E CX-l}
COMMENTS:
Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA=R3 and RB =R4 . The
ALU source Cbits 40-42? are these registers and the
destination Cbits 36-39) is RB=R4 . The Function (bits 32-
35) is an add of the source registers with the result
being sent to RB=R4 . The Am2910 is instructed to continue
to the next sequential instruction. R3 holds the value of
the neighbor read From RAM and is added to R4 which is the
accumulator For the addition oF the Four neighbors.
84
LINE ND . : 0109
OPERATION: RO + Rl -> Rl
EITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#0 reg . spec, by pipeline
44 AN29203 I EN BttO ; enable Am29203
43 OEY B#0 cnnnect Y bus
4S-40 SOURCE Q#0 sources are regs
.
39-36 DEST H#4 result to y S B-reg
35-32 FUNCT H#3 add
31-30 AM2904 CARRY B#00 no carry in
29-24 STAT/TST QttXX don ' t care
E3 CEU B#l don't latch micro stat
22 CEN Bttl ; don't latch macro stat
El-EO CMDSHFT B#01 command enable
19-15 CMD H#F noop
15 EKPT Bttl ;don't set breakpoint
14 SPARE X not used
13-12 CONSTANT B#XX ; not used
11-8 REG9EL RA H#0 RA=R0
7-4 RB H#l ;RB=R1
3-0 AM2910 INSTR H#E continue















declare the source registers to be in the
Therefore, bits 4-11 set RA=R0 and RB-R1 . The
Cbits 40-42? are these registers and the
Cbits 35-39? is RB-R1 . The function Cbits 32-
add of the source registers with the result
to RB=R1 . The Am2910 is instructed to continue
t sequential instruction. Rl is the register
the address of the neighbor to be read. Rl is
to 0001 CH? for the first read and is now
by the value of RO, 4, to the next address to
95
LIME NO. : 0109
OPERATION: MEMORY -> R3
EIT5 DEUICE FIELD UALUE
47-45 REG5RC Q#0














11-B REGSEL RA H#l
7-4 RB H#3
3-0 AM2310 INSTR H#E
RESULTING MICROUORD: 0B4F 3FD3
EXPLANATION





result to y 5 B-reg
don ' t care
no carry in
don ' t care
don't latch micro stat











Bits 45-47 declare the source registers to
pipeline. Therefore, bits 4-11 set RA=R1 and
ALU source (bits 40-42? are these registe
destination Cbits 35-33.1 is RB=R3 . The Functi
35D is a noop since the ALU is not connected t
The ALU is enabled only to allow the loading
to R3 . The command field is enabled to read f
The address to be read is held in Rl and the
that address are to be sent to R3 . The
instructed to continue to the next sequential
This operation reads the neighbor from memory















LINE ND . : 010A
OPERATION: R3 + R4 -> R4
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#0 reg. spec, by pipeline
44 AN2 I EN B#0 enable Am29203
43 OEY B#0 connect Y bus
4S-40 SOURCE Q#0 sources are regs
.
39-3E DEST H#4 result to y & B-reg
35-32 FUNCT H#3 add
31-30 AM2904 CARRY B#00 no carry in
29-24 STAT/TST Q#XX don ' t care
23 CEU B#l don't latch micro stat
22 CEM B#l don't latch macro stat
21-20 CMDSHFT B#01 command enable
13-15 CflD HttF noop
15 BKPT B#l ; don't set breakpoint
14 SPARE X not used
13-12 CONSTANT B#XX , not used
11-8 REGSEL RA H#3 RA=R3
7-4 RB H#4 ;RB=R4
3-0 AM2910 INSTR H#E continue
RESULTING niCROWORD: 0043 3FDF F34E CX-1D
COMMENTS:
Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA=R3 and RE =R4 . The
ALU source Cbits 40-42} are these registers and the
destination Cbits 36-39} is RE=R4 . The function Cbits 32-
35) is an add of the source registers with the result
being sent to RB=R4 . The Am2910 is instructed to continue
to the next sequential instruction. R3 holds the value of
the neighbor read from RAM and is added to R4 which is the






LOGICAL SHIFT RIGHT OF R4

















































































RESULTING NICROUORD 0014 3FE0 FF4E CX-lD
COMMENTS:
This instruction enables the ALU only to allow the passing
of the data to be shifted, R4 . R4 is sent onto the Y bus
and is passed through the AME304 which shifts the bits to
the right and fills with a zero. The shifted value is
then put back into R4 . This accomplishes a divide by two.
88
LINE NO . : 010C
OPERATION: LOGICS_ SHIFT RIGHT OF R4
BITS DEUICE FIELD UALUE EXPLANATION
4^-45 REGSRC Q#0 regs . spec, by pipeline
44 AM2 I EN B#0
;
enable Am29203
43 OEY B#0 connect Y bus
42-40 SOURCE Q#0 registers




31-30 AN2904 CARRY B#00 no carry in
29-24 STAT/TST D#XX don ' t care
23 CEU B#l don't latch micro stat
22 CEN Bttl
;
don't latch macro stat
21-20 CNDSHFT E#10 shift
19-1B CMD H#0 shift left, bring in
15 BKPT B#l don't set breakpoint
14 SPARE X not used
13-12 CONSTANT B#XX ; not used
11-8 REGSEL RA H#X not used
7-4 RB H#4 •shift R4
3-0 AM2910 INSTR H#E continue
RESULTING NICROUORD: 0014 3FE0 FF4E C-X-1D
COMMENTS
:
This instruction enables the ALU only to allow the passing
of the data to be shifted, R4 . R4- is sent onto the Y bus
and is passed through the AN2904 which shifts the bits to
the right and fills with a zero. The shifted value is
then put back into R4 . This accomplishes a divide by two.
99
LINE NO , : 010D
OPERATION: R4 -> MEMORY
BITS DEUICE FIELD UALUE
47-45 REE5RC Q#0


















11-3 RESSEL RA H#7
7-4 RB H#4
3-0 AN2S10 INSTR H#E
RESULTING MICROUJORD: 00C4 3FD4
EXPLANATION





result tc y bus only
pass through
no carry in
don ' t care
don't latch micro stat











Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA=R7 and RE=R4 . The
function Cbits 32-35) is a pass through since the ALU is
only to put the data on the Y bus. The command field is
enabled to write to memory . The address to be written to
is held in R7 and the contents to be written are in R4
.
The Am2310 is instructed to continue to the next
sequential instruction. This operation writes the average
to the smoothed array in memory
.
SO
LINE ND . : 010E
OPERATION: Rl - R6 -> Rl
EITS DEUICE FIELD UALUE EXPLANATION
4^-45 REGSRC 0#0 •regs, spec, by pipeline
44 AM2 IEN E#0 enable Am2S203
43 OEY E#0 connect Y bus
4E-40 SOURCE #0 registers
33-35 DEST H#4 result .to Y bus S B reg
35-3E FUNCT H#l subtract
31-30 AI12S04 CARRY BttOO •no carry in
E9-S4 STAT/TST Q#XX don ' t care
E3 CEU B#l don't latch micro stat
22 CEM B#l don't latch macro stat
21-20 CMDSHFT E#ll no command or shift
13-16 CND H#X don ' t care




13-12 CONSTANT B#XX not used
11-8 REG5EL RA H#6
,
RA=R5
7-4 RB H#l RB = R1
3-0 AN2910 INSTR H#E continue











35) is a subtract of
being sent to RE = R1 .
to the next sequenti
that holds the addres
at the end of one
reinitialized back i













e registers to be in the
set RA =R6 and RB = R1 . The
these registers and the
Rl . The function Cbits 32-
registers with the result
is instructed to continue
tion. Rl is the register
eighbor to be read. Rl is
four reads and must be
ay so that four new reads
ted. It is decrimented by
91
LINE NO . : 010F
OPERATION: INCEIMENT R7
BITS DEUICE FIELD UALUE EXPLANATION
4^-45 REGSRC Q#0 reg . spec, by pipeline
44 AN2 I EN E#0 ; enable AmE9E03
43 OEY B#0 ccnnect Y bus
42-40 SOURCE Q#0 sources are regs
.
33-36 DEST H#4 result to y 8 B-reg
35-32 FUNCT H#4 incriment
31-30 AN2904 CARRY E#00 •no carry in
29-24 STAT/TST #XX
;
don ' t care
E3 CEU Bttl don't latch micro stat
22 CEM B#l
;
don't latch macro stat
El-EO CNDSHFT B#XX don ' t care
13-15 criD H#X don ' t care




13-12 CONSTANT B#XX ; not used
11-e REGSEL RA H#X don ' t care
7-4 RB H#7 RB =R7
3-0 AM2910 INSTR H#E
,
continue
RESULTING niCROWORD: 0044 7FFF FF7E CX-1D
COMMENTS:
Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA=XX and RB=R4 . The
ALU source Cbits 40-43? are these registers and the
destination Cbits 36-39} is RB=R7 . The function (bits 32-
35) is an incrment of the source register with the result
being sent to RB=R7. The Am2910 is instructed to continue
to the next sequential instruction. R7 is the address
that the next average will be stared into. This is the
address of the smoothed array
.
92
LINE NO. : 0110
OPERATION: DEC. COUNTER, JUMP TO LOOP1 IF >0
BITS DEUICE FIELD UALUE E^(PLANA!"ION
47-45 REGSRC 0#X ; don't care
44 AN29203 I EN E#X don't care
43 OEY E#X don't care
4E-40 SOURCE Q#X don't care
39-36 DEST H#X don't care
35-3E FUNCT H#X don't care
31-30 AM2304 CARRY B#00 no carry in
E9-24 STAT/TST Q#XX don't care
E3 CEU B#l don't latch micro stat
22 CEN B#l ; don't latch macro stat
El-EO • CNDSHFT B#XX no command
19-16 CHD H#X don't care




13-12 CONSTANT B#XX not used
11-8 REGSEL RA H#X ; don't care
7-4 RB H#X don't care
3-0 AN2910 INSTR H#8 ; dec . counter , cont . >0
RESULT ING rilCROUORD: FFFF 3FFF FFFB CX-1D
COMMENTS:
At this point, the First average has been written to the
smoothed array . This is to be done a total of three times
per row
.
The counter is decrimented and tested Far zero.
IF not yet zero, the sequencer loops back to address
000QCH) . IF it is zero, the sequencer continues to the
next sequential instruction.
S3
LINE ND. : 0111
OPERATION: Rl - RE -> Rl
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#0 reg, spec, by pipeline
44 AM2S203 IEN E#0 ; enable Am23203
43 OEY B*tO connect Y bus
42-40 SOURCE 0#0 sources are rags
.
3S-3E DEST H#4 result to y S E-reg
35-3E FUNCT H#3 add
31-30 AM2304 CARRY B#00 no carry in
23-24 STAT/TST Q#XX don ' t care
23 CEU B#l don't latch micro stat
22 CEM Bttl don't latch macro stat
21-20 • CMDSHFT B#01 command enable
13-16 CMD H#F noop
15 BKPT Bttl don't set breakpoint
14 SPARE X not used
13-12 CONSTANT BttXX • not used
11-8 REGSEL RA H#2 RA=R2
7-4 RB Httl ;RB=R1
3-0 AM2S10 INSTR H#E continue





ALU source Cbits 4
destination Cbits 36
35"' is an add of t
being sent to RB=R1
.
to the next sequent
next neighbor to be
border values which
point, a row of thr
smoothed array
.
the source registers tc be in the
,
bits 4-11 set RA=R2 and RB=R1 . The
0-42? are these registers and the
-33.1 is RB = R1. The Function Cbits 32-
he source registers with the result
The Am2310 is instructed to continue
ial instruction. The address of the
read is incrimented by 2 to get by the
will be dealt with later. At this
ee averages have been written to the
34
LINE ND . : 0112
OPERATION: R7 + R2 -> R7
EITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#0 ; reg . spec, hy pipeline
44 AM23203 I EN E#0 enable AmE3203
43 DEY B#0 connect Y bus
4E-40 SOURCE #0 sources are regs
.
39-35 DEST H#4 result to y S B-reg
35-3E FUNCT H#3 add
31-30 AN2304 CARRY B#00 no carry in
E3-E4 STAT/TST Q#XX don ' t care
E3 CEU B#l don't latch micro stat
22 CEM B#l don't latch macro stat




15 BKPT B#l don't set breakpoint
14 SPARE X ; not used
13-1E CONSTANT E#XX not used
11-B REGSEL RA H#2
,
RA=R2
7-4 RB H#7 RB =R7
3-0 AM2310 INSTR H#E ; continue
RESULTING niCRQUORD: 0043 3FDF FE^E CX-13
COMMENTS:
Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA=R2 and RB = R7 . The
ALU source Obits 40-42? are these registers and the
destination Cbits 35-33? is RE=R7 . The function Obits 32-
35) is an add of the source registers with the result
being sent to RB=R7 . The Am2310 is instructed to continue
to the next sequential instruction. The address uhers the
next average is to written is incrimented by 2. This
moves that painter by the border values which will be
dealt with later.
35
LINE MD , : 0113
OPERATION RB - 1 -> RB, LATCH NICROSTAT REGISTER
EITS DEUICE FIELD UALUE EXPLANATION
4^-45 REGSRC Q#0 reg . spec, by pipeline
44 ANE I EN E#0 enable Am23E03
43 OEY B#0 connect Y bus
4E-40 SOURCE Q#0 sources are regs
.
33-36 DEST H#3 decriment by 1
35-32 FUNCT H#0 special Function
31-30 AM2904 CARRY B#01 decriment by 1
E3-24 STAT/TST Q#XX latch ALU output
23 CEU B#l latch micro stat
2E CEN B#l don't latch macro stat
El-EO CNDSHFT B#ll no command
19-16 CMD H#F noop
15 BKPT B#l •don't set breakpoint
14 SPARE X not used
13-12 CONSTANT B#XX ; not used
11-8 REGSEL RA H#X don't care
7-4 RB H#l ;RB=PB
3-0 AM2910 INSTR H#B continue







35? is a decriment o
being sent to RE=RB
.
declare the source registers to be in the
ThereFore, bits 4-11 set RA=XX and RB=RB . The
Cbits 40-42J are these registers and the
Cbits 3E-33J is RE=RB . The Function Cbits 32-
F the source register with the result
The Am2310 is instructed to continue
to the next sequential instruction. The microstatus
register is also latched. It will be tested on the next
microcycle For zero. This is the outer loop test.
36
LINE ND. : 0114
OPERATION: DEC. COUNTER, JUMP TO L00P1 IF >0



























































don ' t care
dan ' t care
dan ' t care
don ' t care
den ' t care
don ' t care
no carry in
test micro-zero
don't latch micro stat





USE of loop address
loop address
loop address
CJP to loopl / test neg
RESULTING NICROUORD FFFF D4D9 D003 (X=l)
COMMENTS:
At this point, the three averages haves been written to
the smoothed array . This is to be done a total of three
times per raw, Once the three raws have been completed,
the sequence is to continue. This instruction tests the
results of the decriment of R9 , the outer loop counter.
IF the result was zero, the sequence continues. If not,
the sequencer loops back to loopl
97
LINE NO , : 0115
OPERATION: R7 - R5 -> R7
BITS DEUICE FIELD UALUE
47-45 REGSRC Q#0














11-8 REGSEL RA Htt5
7-4 RB Htt7
3-0 AM2310 INSTR HttE
RESULTING MICROUORD: 0041 3FDF
EXPLANATION




result to Y bus & B reg
subtract
no carry in
dan ' t care
don't latch micro stat
don't latch macro stat
no command or shift









Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA=R5 and RB=R7 . The
ALU source Cbits 40-43) are these registers and the
destination Cbits 35-33) is RB=R7 . The function Cbits 32-
35) is a subtract of the source registers with the result
being sent to RB=R7 . The Am2S10 is instructed to continue
to the next sequential instruction. R7 is the register
that holds the address where the averages are to be
stared. At this paint, all the averages have been stared
and the border must now be written. This register must
now be decrimented back to the starting address of the
array, i.e., decrimented by 14CH)
.
SB















































result to Y bus & B reg
subtract
no carry in
don ' t care
don't latch micro stat
don't latch macro stat
no command or shift































he register ' s
source registers to be in the
ts 4-11 set RA=R9 and RE=R1 . The
) are these registers and the
is RB=R1 . The function Cbits 32-
source registers with the result
e Am2910 is instructed to continue
instruction. Rl is the register
where the original array elements
s complete and now it is time to
s. The starting address of the




LINE ND. : 0117
OPERATION: PUSH ADD. ON STACK, LO CTR U/05











































dan ' t care
disable Am2S203
don ' t care
dan ' t care
den ' t care
den ' t care
no carry in
den ' t care
don't latch micro stat
don't latch macro stat
no command cr shift
don ' t care
don't set breakpoint
not used
upper 2 bits of counter
counter data
load counter with 5
push S Id ctr, continue
C05 l CX = 1D
COMMENTS:
This instruction only involves the use of the sequencer,
hence all the don't cares through the documentation. This
instruction pushes the address 0117CH? on the stack. This
returned to as loop2. The counter is also
this microcycle so that the leap will execute
This loop reads and write the first six







LINE NO. : OllB
OPERATION: HENDRY -> R4
BITS DEUICE FIELD UALUE
47-45 REGSRC QttO














11-8 REGSEL RA H#l
7-4 RB H#4
3-0 AM2S10 IMSTR HttE
RESULTING MICROUORD: 084F 3FD3
EXPLANATION
reg. spec, by pipeline
enable Am2S203
disconnect Y bus
sources are regs .
result to y S B-reg
don ' t care
no carry in
don ' t care
don't latch micro stat






memory address in Rl
data destination R4
continue







declare the source registers tc be in the
Therefore, bits 4-11 set RA=R1 and RB=R4 . The
Cbits 40-42? are these registers and the
Cbits 35-33? is RB=R4 . The Function Cbits 32-
is a noop since the ALU is not connected to the Y bus .35?
The ALU is enabled only to allow the loading of the data
to R4 . The command Field is enabled to read from memory.
The address to be read is held in Rl and the contents oF
that address are to be sent to R4 . The Am2310 is
instructed to continue to the next sequential instruction.
This operation reads the border value From memory and




LINE NO . : 0113
OPERATION: R4 -> MEMORY
BITS DEUICE FIELD UALUE
4—45 REGSRC Q#0














11-8 REGSEL RA H#7
7-4 RE H#4
3-0 AME310 INSTR H#E
RESULTING MICROUORD: 00C4 3FD4
EXPLANATION









don't latch micro stat


















declare the source registers to be in
Therefore, bits 4-11 set RA =R7 and RE =R4 .
Cbits 3E-35) is a pass through since the ALU
put the data on the Y bus . The command field
to writs to memory . The address to be written







The AmESlO is instructed to continue to the next
sequential instruction. This operation writes the border
value to the smoothed array in memory
.
10E
LINE ND . : 011A
OPERATION: INCRIMENT Rl
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#0 reg . spec . !Dy pipeline
44 AM2 I EN E#0 enable Am29203
43 OEY B#0 connect Y biJS
42-40 SOURCE QttO sources are regs .
39-36 DEST H#4 result to y & B-reg
35-32 FUNCT H#4 ; increment
31-30 AN2904 CARRY B#00 no carry in
23-24 STAT/TST Q#XX
;
don ' t care
23 CEU B#l don't latch micro stat
22 CEM E#l ; den ' t latch macro stat
21-20 CNDSHFT B#XX don ' t care
19-16 CHD H#X
;
don ' t care




13-12 CONSTANT BttXX not used
11-9 REGSEL RA H#X don ' t care
7-4 RB H#l ;RB=R1
3-0 An2910 INSTR H#E continue







declare the source registers to be in the
Therefore, bits 4-11 set RA=XX and RB=R4 . The
(bits 40-42J are these registers and the
Cbits 36-39) is RB =R7 . The Function Cbits 32-
35) is an incrment of the source register with the result
being sent to RB=R7 . The Am2910 is instructed to continue
to the next sequential instruction. Rl is the address
that the next border value ujill be read from.
103
LINE NO. : 01 IB
OPERATION: INCRIMENT R"?
EITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC QttO reg . spec, by pipeline
44 AM29203 I EN B#0 ; enable Am29203
43 OEY B#0 connect Y bus
42-40 SOURCE Q#0 ; sources are regs
.
33-36 DEST H#4 result to y S B-reg
35-3E FUNCT H#4 ; incriment
31-30 AM2904 CARRY B#00 no carry in
23-E4 STAT/TST Q#XX
;
don ' t care
23 CEU B#l don't latch micro stat
22 CEM B#l ; don ' t latch macro stat
21-20 CflDSHFT B#XX don ' t care
1S-1E criD H#X ; dan ' t care




13-12 CONSTANT B#XX not used
11-8 REG5EL RA H#X ; don ' t care
7-4 RB H#7 RB = R7
3-0 AM2910 INSTR H#E ; continue
RESULTING MICROUORD: 0044 7FFF FF7E CX-13
COMMENTS:
Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA-XX and RB =R4 . The
ALU source Cbits 40-42) are these registers and the
destination Cbits 36-39) is RB=R7 . The Function Cbits 32-
•35) is an incrment of the source register with the result
being sent to RB=R7 . The Am2S10 is instructed to continue
to the next sequential instruction. R7 is the address
that the next border value will be stored into. This is
the address of the smoothed array
.
104
LINE ND. : 011C
OPERATION: DEC. COUNTER, JUMP TO L00P2 IF >0
BITS DEUICE FIELD UALUE explana:riON
4^-45 REESRC Q#X don ' t care
44 AM23203 I EN B#X ; dan ' t care
43 OEY B#X don ' t care
42-40 SOURCE Q#X don ' t care
33-36 DEST H#X don ' t care
35-32 FUNCT H#X don ' t care
31-30 AM2304 CARRY B#00 no carry in
29-24 STAT/TST 0#XX don ' t care
23 CEU B#l don't latch micro stat
22 CEN B#l don ' t latch macro stat
21-20 CMDSHFT B#XX no command
13-16 CND H#X don ' t care
15 BKPT Bttl don't set breakpoint
14 SPARE X not used
13-12 CONSTANT B#XX not used
11-8 RE6SEL RA H#X den ' t care
7-4 RB H#X don ' t care
3-0 AM2910 INSTR H#8 dec. counter, cant. >0
RESULTING MICROUORD: FFFF 3FFF FFFB CX-1D
COMMENTS:
At this point, the First border value has been written to
the smoothed array . This is to be done a total of six
times. The counter is decrimented and tested for zsrc
.
If not yet zero, the sequencer loops back to address
0117CH) . If it is zero, the sequencer continues to the
next sequential instruction.
105
LIME ND. : 011D
OPERATION: LOAD IP. U/ADDRESS OF P9
BITS DEUICE FIELD UALUE
47-45 REGSRC D#X














11-B REGSEL RA H#X
7-4 ' RB H#B
3-0 AME910 INSTR H#E
RESULTING MICROUORD: F5C4 3FDE
EXPLANATION
dan ' t care
disable AmE3E03
connect Y bus
need DE as source
don't load the register
pass through
no carry in
don ' t care
don't latch micro stat





don ' t care





This instruction loads the address of R9, 0008, into the
IR. This is necessary so that this outer loop counter can
be reset to count the outer loop of another nested loop.
This method of reseting the contents of a register mill be
shaun in the next microinstruction.
106


















































don ' t care
don't latch micro stat











Having stored the address of RB into the IP, the value OE
is then sent to that register For loading. This number is
then used as a loop counter to be decremented with each
passing .
107
LINE ND. : 01 IF
OPERATION: Rl - RA -> Rl
BITS DEUICi FIELD UALUE EXPLANATION
47-45 REGSRC Q#0














11.-B REG RA H#A
7-4 RB H#l
3-0 AHE310 INSTR H#E
RESULTING MICROUORD: 0043 3FDF





result to y S B-reg
add
no carry in
don ' t care
don't latch micro stat






















declare the source registers tc be in the
Therefore, bits 4-11 set RA =RA and RB = R1 . The
Cbits 40-4E? are these registers and the
Cbits 36-33?! is RB=R1 . The function Cbits 32-
add of the source registers with the result
to RB=R1 . The AmE310 is instructed to continue
t sequential instruction. Rl is the register
the address of the neighbor to be read. Rl is
by three to pass aver the averaged values and
order values for writing over to the smoothed
10B
LINE ND , : 01E0
OPERATION: R7 + RA -> R7
EIT5 DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#0 • reg . spec, by pipeline
44 AME I EN B#0 enable AmE3E03
43 OEY B#0 connect Y bus
4E-40 SOURCE QttO sources are regs
.
33-36 DEST H#4 result to y S B-reg
35-3E FUNCT H#3 acid
31-30 AME304 CARRY BttOO ; no carry in
ES-E4 STAT/TST Q#XX don ' t care
E3 CEU B#l •don't latch micro stat
EE CEM B.#l don't latch macro stat
El-EO CMDSHFT B#01 ; command enable
19-16 CMD H#F noop
15 BKPT B#l don't set breakpoint
14 SPARE X not used
13-1E CONSTANT B#XX not used
11-8 RE G5EL RA H#A RA=RA
7-4 RB H#7 , RE=R7
3-0 AME310 IMSTR HttE continue



































e registers to be in the
set RA=RA and RB=R^ . The
these registers and the
R7 . The Function Cbits 3E-
egisters with the result
is instructed to continue
tion. R7 is the register
he next border value is to
nted by three to pass ever
ten to the smoothed array .
103
LIME NO. : 0121
OPERATION: PUSH ADD. DM STACK, LD CTR U/Ol
BITS DEUICE FIELD UALUE
4^-45 REGSRC Q#X














11-9 REGSEL RA H#0
7-4 RB H#l
3-0 An2910 INSTR H#4
RESULTING MICROWORD: FFFF 3FFF
EXPLANATION
dan ' t care
disable Am29203
dan ' t care
dan ' t care
den ' t care
dan ' t care
no carry in
dan ' t care
don't latch micro stat
don't latch macro stat
no command or shift
don ' t care
don't set breakpoint
not used
upper 2 bits of counter
counter data
load counter with 1
push ?< Id ctr , continue
C014 CX=1J
COMMENTS:
This instruction only involves the use of the sequencer,
hence all the don't cares through the documentation. This
instruction sets the address 0121CHO on the stack. This
address is returned to on the loop4. The counter is also























































result to y S B-reg
don ' t care
no carry in
don ' t care
don't latch micro stat










Bits 45-47 declare the source registers to
pipeline. Therefore, bits 4-11 set RA=R1 and
ALU source Cbits 40-4E) are these registe
destination Cbits 35-39) is RB=R4 . The Functi
35) is a naop since the ALU is not connected t
The ALU is enabled only to allow the loading
to R4 . The command Field is enabled to read F
The address to be read is held in Rl and the
that address are to be sent to R4 . The
instructed to continue to the next sequential
This operation reads the border value From















LINE NO , : 0133
OPERATION: R4 -> MEMORY
BITS DEUICE FIELD UALUE
47-45 REGSRC Q#0














li-e REGS RA H#7
7-4 RB H#4
3-0 AM2910 INSTR H#E
RESULTING fllCROUORD: 00C4 3FD4
EXPLANATION





result to y bus only
pass through
no carry in
don ' t care
don't latch micro stat

















declare the source registers tc be in the
Therefore, bits 4-11 set RA=R7 and RB=R4 . The
Cbits 32-35? is a pass through since the ALU is
put the data on the Y bus . The command field is
to write to memory . The address to be written to
in R7 and the contents to be written are in R4
.
is instructed to continue to the nextThe Am2910
sequential instruction. This operation writes the




















































reg, spec, by pipeline
enable Am29203
connect Y bus
sources are iregs .
result to y & B-reg
incriment
no carry in
den ' t care
don't latch micro stat
don't latch macro stat
don ' t care









Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA=XX and RB=R1 . The
ALU source Cbits 40-42} are these registers and the
destination Cbits 36-33? is RB=R1 . The Function Cbits 32-
35} is an incrment of the source register with the result
being sent to RE=R1 , The Am2910 is instructed to continue
to the next sequential instruction. Rl is the address
that the next border value ujill be read from.
113
LINE ND , : 0125
OPERATION: INCRIMENT R7
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#0 reg. spec, by pipeline
44 AM2 I EM E#0 ; enable Am2S203
43 OEY B#0 connect Y bus
42-40 SOURCE 0#0 sources are regs
.
39-36 DEST H#4 result to y S B-reg
35-33 FUNCT H#4 mcriment
31-30 AM2904 CARRY B#00 no carry in
33-24 STAT/TST DttXX don ' t care
33 CEU B#l don't latch micro stat
22 CEM B#l don't latch macro stat
Sl-SO CMDSHFT B#XX ; don ' t care
19-16 CMD H#X don ' t care
15 BKPT Bttl .don't set breakpoint
14 SPARE X not used
13-12 CONSTANT B#XX ; not used
11-B REGE RA HttX don ' t care
7-4 RB H#7 ;RE=R7
3-0 AM2910 INSTR H#E continue
RESULTING MICROUORD: 0C44 7FFF FF^E CX = 1)
COMMENTS:
Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA=XX and RB=R 7 . The
ALU source Cbits 40-42) are these registers and the
destination Cbits 36-39) is RE=R7 . The function Cbits 32-
35) is an incrment of the source register with the result
being sent to RE = R7 . The Am2910 is instructed to continue
to the next sequential instruction. R7 is the address
that the next border value will be stared into. This is
the address of the smoothed array
.
114
LINE ND. : 01 SB
OPERATION: DEC. COUNTER, JUMP TO L00P1 IF >0
























REGSRC Q#X ; dan ' t care
I EN B#X dan ' t care
OEY B#X dan ' t care
SOURCE Q#X dan ' t care
DEST H#X den ' t care
FUNCT HttX don ' t care
CARRY B#00 no carry in
STAT/TST Q#XX dan ' t care
CEU B#l dan ' t latch micro stat
CEN B#l
i
dan ' t latch macro stat
CMDSHFT B#XX no command
CND H#X dan ' t care




CONSTANT B#XX not used
RA H#X don ' t care
RB H#X ' don ' t care
INSTR H#8 ; dec . counter , cont . >
: FFFF 3FFF FFF9 CX = r;
COMMENTS:
The counter is decrimented and tested For zero. IF not
yet zero, the sequencer loops back to address 0121CH). IF




LINE NO . : 01E7
OPERATION: RB - 1 -> RE, LATCH MICR09TAT REGISTER
BITS DEUICE FIELD UALUE EXPLANATION
4—45 REGSRC Q#0 reg . spec, by pipeline
44 Af1E9E03 I EM B#0 enable AmS9E03
43 OEY E#0 cnnnect Y bus
4E-40 SOURCE Q#0 sources are regs
.
39-36 DEST H#3 decriment by 1
35-32 FUNCT H#0 special function
31-30 AM2904 CARRY B#01 decriment by 1
E9-E4 STAT/TST Q#XX latch ALU output
E3 CEU B#l i latch micro stat
BE CEH B#l don't latch macro stat
21-20 CMDSHFT B#ll no command
19-15 CMD HttF noop
15 BKPT B#l don't set breakpoint
14 SPARE x not used
13-12 CONSTANT B#XX not used
11-9 REGE RA H#X don ' t care
7-4 RB H#l RB=R8
3-0 AME910 INSTR H#9 continue







declare the source registers to be in
Therefore, bits 4-11 set RA=XX and RB=RB
.
Cbits 40-4E? are these registers and





35? is a decriment of the source register with the result
being sent to RB=RB . The AmE910 is instructed to continue
to the next sequential instruction. The microstatus
register is also latched. It will be tested on the next
microcycle for zero. This is the outer loop test.
116
LINE ND. : 0129
OPERATION: DEC. COUNTER, JUMP TO L00P3 IF >0
EITS DEUICE FIELD UALUE EXPLANATION
47-45 REG5RC #X ; don ' t care
44 AH29203 I EN E#X dan ' t cars
43 OEY B#X ; den ' t care
4E-40 SOURCE #X den ' t care
39-35 DEST H#X ; dan ' t care
35-32 FUNCT H#X den ' t care
31-30 AM2904 CARRY B#00 ; no carry in
29-24 STAT/TST 0#24 test micro-zero
23 CEU B#l don't latch micro stat
22 CEM Bttl
;
don't latch macro stat
21-20 CMDSHFT B#01 enable command
19-15 criD H#9 test AN2904 CT




13-12 CONSTANT E#01 NSE of loop address
11-8 REGSEL RA H#l loop address
7-4 RB H#F loop address
3-0 AN2910 INSTR H#3
,
CJP to loap3 / test neg
RESULTING NICROUOPD: FFFF D4D9 D1F3 CX = 1J
COMMENTS:
This instruction tests the results of the decriment of RB,
the outer loop counter. If the result was zero, the




LINE ND. : 0123
OPERATION: Rl - RA -> Rl
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC #0 reg . spec, by pipeline
44 AN33303 I EN E#0 ; enable Am33303
43 OEY B#0 connect Y bus
43-40' SOURCE Q#0 ; sources are regs
.
33-35 DEST H#4 result to y S B~reg
35-33 FUNCT H#3 add
31-30 AN3304 CARRY B#00 no carry in
33-34 STAT/TST Q#XX
;
don ' t care
33 CEU B#l don't latch micro stat
33 CEN Bttl
;
don't latch macro stat
21-30 • CNDSHFT B#01 • command enable
13-16 CMD HttF noop
15 BKPT B#l ; don't set breakpoint
14 SPARE X ; not used
13-13 CONSTANT B#XX not used
11-B REGSEL RA H#A RA=RA
7-4 RB H#l ;RB=R1
3-0 AM2910 INSTR H#E continue
RESULTING NICROUJORD: 0043 3FDF FA1E CX-1}
COMMENTS:
Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA=RA and RB-R1 . The
ALU source Cbits 40-43? are these registers and the
destination Cbits 35-33) is RB-R1 . The Function Cbits 32-
35} is an add of the source registers with the result
being sent to RB=R1 . The Am2S10 is instructed to continue
to the next sequential instruction. The address of the
next neighbor to be read is incrimented by 3 to get by the
averaged values.
118
LINE ND . : 01EA
OPERATION: R7 + RA -> R7
EITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC QftO reg. spec, by pipeline
44 AriE3E03 I EN E#0 enable AmE3203
43 OEY B#0 connect Y bus
4E-40 SOURCE 0#0 sources are regs
.
3S-3E DEST H#4 result to y 5 B-reg
35-3E FUNCT H#3 add
31-30 AN2304 CARRY B#00 •no carry in
E9-E4 STAT/TST Q#XX don ' t care
S3 CEU B#l don't latch micro stat
E2 CEM B#l don't latch macro stat
21-EO CI1DSHFT B#01 command enable
19-16 CMD H#F noop
15 BKPT B#l don't set breakpoint
14 SPARE X not used
13-1E CONSTANT B#XX not used
11-8 REGSEL RA H#A RA=RA
7-4 RB H#7 RB=R7
3-0 AME910 INSTR H#E continue
RESULTING niCROUJORD: 0043 3FDF FA7E CX-1D
COMMENTS:
Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA=RA and RB-R7 . The
ALU source Cbits 40-42) are these registers and the
destination Cbits 35-33) is RB=R7 . The Function Cbits 3E-
35) is an add of the source registers with the result
being sent to RB=R7 . The AmESlO is instructed to continue
to the next sequential instruction. The address where the
next border value is to be stored is incrimented by 3 to
pass over the averaged values.
113
LINE ND. : 012B
OPERATION: PUSH ADD. ON STACK, LD CTR UJ/05
EITS DEUICE FIELD UALUE
47-45 REGSRC Q#X














11-9 REGSEL RA HttO
7-4 RB H#5
3-0 AM2910 INSTR H#4
RESULT ING MICROUORD: FFFF qcpp
EXPLANATION
don ' t care
disable Am2S203
don ' t care
den ' t care
don ' t care
den ' t care
no carry in
den ' t care
don't latch micro stat
don't latch macro stat
no command or shift
don ' t care
don't set breakpoint
not used
upper 2 bits of counter
counter data
load counter with 5
push & Id ctr, continue
COS 1 CX-1?
COMMENTS:
This instruction only involves the use of the sequencer,
hence all the don't cares through the documentation. This
instruction pushes the address 012BCH) on the stack. This
address is returned to as loopS. The counter is also
loaded in this microcycle sc that the loop uill execute
six times. This loop reads and urite the last six
elements of each array, the border values.
120
LINE ND . : 0120
OPERATION: MEMORY -> R4
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC #0 reg . spec, by pipeline
44 AM2 I EN EttO enable Am29203
43 OEY B#l disconnect Y bus
4E-40 SOURCE 0#C sources are regs
.
39-36 DEST H#4 result to y & B-reg
35-33 FUNCT H#X den ' t care
31-30 AM2904 CARRY B#00 no carry in
39-E4 STAT/TST Q#XX don ' t care
E3 CEU B#l •don't latch micro stat
22 CEH
.
B#l don't latch macro stat
21-20 CMDSHFT E#01 command enable
19-16 CMD H#3 memory read
15 BKPT B#l don't set breakpoint
14 SPARE X not used
13-12 CONSTANT B#XX : not used
11-8 REGSEL RA H#l memory address in PI
7-4 RB H#4 ; data destination R4
3-0 AM2910 INSTR H#E continue













Cbits 36-3S? is RE
is a noop since the ALU is
ALU is enabled only to al
to R4 . The command Field is e
The address to be read is hel
that address are to be sen
instructed to continue to the
This operation reads the bor
stares the value into R4 . R4
smoothed array
.
ce registers to be in the
1 set RA=R1 and RB=R4 . The
these registers and the
=R4. The Function Cbits 32-
not connected to the Y bus
.
law the loading dF the data
nabled to read From memory
d in Rl and the contents oF
t to R4. The Am2310 is
next sequential instruction,
der value From memory and
is to be then written to the
1E1
LINE MD 012D
OPERATION: R4 -> MEMORY
BIT5 DEUICE FIELD UALUE
47-45 REG5RC Q#C














11-3 REESEL RA H#^
7-4 RB H#4
3-0 AM2310 I NSTR H#E
RESULTING MI CROWD!*D: 00C4 3FD4
EXPLANATION





result to y bus only
pass through
no carry in
don ' t care
don't latch micro stat

























R7 and the contents to be written are in R4
.
is instructed to continue to the next
instruction. This operation writes the border
Therefore, bits 4-11 set RA =R7 and RE=R4
.
Cbits 32-35; is a pass through since the ALU
put the data on the Y bus. The command field
to write to memory . The address to be written
value to the smoothed array in memory
122
LINE NO . : 01EE
OPERATION: INCRIMENT Rl
BITS DEUICE FIELD UALUE EXPLANATION
4^-45 REGSRC Q#0 ; reg . spec
.
Dy pipeline
44 ANESE03 I EM E#0 enable AmESE03
43 OEY E#0 ; connect Y biJS
4E-40 SOURCE #0 sources are regs .
32-36 DEST H#4 • result to y S B-reg
35-3E FUNCT H#4 incriment
31-30 AMES04 CARRY B#00 ; no carry in
E3-E4 STAT/TST #XX dan ' t care
E3 CEU B#l ; don ' t latch micro stat
EE CEM B#l
,
don ' t latch macro stat
El-EO CNDSHFT B#XX ; don ' t care
19-16 CND H#X don ' t care
15 BKPT B#l don ' t set bireakpoint
14 SPARE x not used
13-1E CONSTANT B#XX ; not used
11-8 REGSEL RA H#X don ' t care
7
-4 RB H#l RB = R1
3-0 AME310 INSTR H#E continue
RESULTING NICRObJORD: 0044 7FFF FF1E CX-1D
COMMENTS
:
Bits 45-47 declare the source registers to be in the
pipeline. Therefore, bits 4-11 set RA=XX and RB=R4 . The
ALU source Chits 40-4E? are these registers and the
destination Cbits 36-33} is RB=R7 . The function Cbits 3E-
35} is an incrment of the source register with the result
being sent to RB = R'7 . The AmESlO is instructed to continue
to the next sequential instruction. Rl is the address
that the next border value will be read from.
1E3
LINE ND . : 012F
OPERATION: INCRIMENT R7
BITS DEUICE FIELD UALUE EXPLANATION
47-45 REGSRC Q#0 reg . spec, by pipeline
44 AM2 I EN E#0 enable Am29203
43 OEY B#0 connect Y bus
4E-40 SOURCE Q#0 sources are regs .
33-36 DEST H#4 result to y 5 E-reg
35-32 FUNCT H#4 incriment
31-30 AM2S04 CARRY B#00 no carry in
23-24 STAT/TST #XX don ' t care
23 CEU B#l don ' t latch micro stat
22 CEM B#l don't latch macro stat
21-20 CMDSHFT B#XX dan ' t care
19-16 CND H#X don ' t care
15 BKPT B#l don't set breakpoint
14 SPARE X not used
13-12 CONSTANT B#XX not used
11-8 REGE RA H#X don ' t care
7-4 RB Htt^ •RE=R7
3-0 Ar12310 INSTR H#E continue







declare the source registers to be in the
Therefore, bits 4-11 set RA = XX and RB =R4 . The
Cbits 40-42D are these registers and the
Cbits 36-3S:j is RB =R7 . The function Cbits 32-
35^ is an incrment of the source register with the result
being sent to RB = R7 . The Am2S10 is instructed to continue
to the next sequential instruction. R7 is the address
that the next border value will be stared into. This is
the address of the smoothed array
.
124
LINE NO. : 0130
OPERATION: DEC. COUNTER, JUMP TO LOOPS IF >0
BITS DEUICE FIELD UALUE explana:["ION
47-45 REGSRC Q#X ; dan ' t care
44 AM2S203 I EN E#X dan ' t cars
43 OEY B#X dan ' t care
42-40 - SOURCE o#x dan ' t care
33-35 DEST H#X dan ' t care
35-32 FUNCT H#X dan ' t care
31-30 AM2S04 CARRY B#00 no carry in
23-24 STAT/TST #XX dan ' t care
23 CEU B#l dan ' t latch micro stat
22 CEM B#l den ' t latch macrc stat
21-20 CMDSHFT B#XX no command
13-16 CND H#X dan ' t care
15 BKPT B#l don't set breakpoint
14 SPARE x not used
13-12 CONSTANT B#XX not used
11-8 REGSEL RA HttX dan ' t care
7-4 RB H#X don ' t care
3-0 AM2S10 IMSTR HttS dec. counter, cent. >0
RESULTING MICROUORD: FFFF 3FFF FFFS CX-1D
COMMENTS:
At this point, the a border value has been written to the
smoothed array. This is to be done a total of six times.
The counter is decrimented and tested for zero. If not
yet zero, the sequencer loops back to address 012ECH). If
it is zero, the sequencer continues to the next sequential




1. Wilkinson, D. A., "Happing the Earth in Bits and
Bytes", Defense/a5
,
p. EE, Hay 1395.
S. Defense flapping Agency Hydrcgraphic/Topographic
Center Solicitation Number DriA800-8S-P-01EE
,
Information to Offerers cr Pouters
. January 1SBE
3. Uilson, A. C, "Enng on the 30s", The S. Klein
Computer Graphics Review , p. El, Inaugural Issue
4. Uilson, A. C, "Bring on the 30s", p. 14.
5. Siuuolap, S., "Transputer Chips: Linchpins of a
Mighty Supercomputer", Eusmess Ueek
. p. 47, El
April, 13BB.
B. AmEBEOE Evaluation Beard User's Guide , p. 4-E
,






White, D. E., Bit-Slice Design iitroi lers and
ALUs
. Garland STPM Press, 13B1
.
Bipolar nicroprccsssor and Interface Data
Book, Advanced Micro Devices Inc 1335
Gonzalez, P. C., Digital Image Processing
,
Addison-
Wesley Publishing Company, 1377.
Pavlidis, T., Algorithms for Graphics and Image
Processing





1 . Library. Cede 0142
Naval Postgraduate School
Monterey, California 33943-5002
2. Defense Technical Information Center
Cameron Station
Alexandria, Uirgmia 22304-5145
3. DeDartment Chairman, Code 52




4. Professor Chin-Hua Lee, Code 52Le




5. Professor Mitchell Cotton, Code 62Cc





U . 5 . Coast Guard
2100 Seccnd St. S. U.
Washington, D. C. 20593
7. Commanding Officer
U. 3. Coast Guard Electronics
Engineering Center
P. D. Eox 50
Uilduood. M. J. 09250-0050
























The application of bit
slice design to digital
image processing.

